

HEXITEC ASIC – A Pixellated Readout Chip for CZT Detectors


Lawrence Jones

ASIC Design Group
Science and Technology Facilities Council
Rutherford Appleton Laboratory

Introduction

- ❑ HEXITEC is a collaborative project between the Universities of Manchester, Durham, Surrey, Birkbeck and The Science and Technology Facilities Council (STFC)
- ❑ Develop a new range of detectors such as CdZnTe for high energy X-ray imaging for such applications shown below
- ❑ The Project has been funded by EPSRC on behalf of RCUK under the Basic Technology Programme


Medical




Security




Tomography



Space




HEXITEC 20x20 ASIC



HEXITEC 20x20 ASIC


- ❑ An ASIC has been developed to read out the new pixellated detectors
- ❑ Initially a 20x20 pixel readout chip has been designed and manufactured
- ❑ Ultimately a 80x80 pixel ASIC is required
- ❑ This talk concerns the design of the 20x20 pixel version

HEXITEC ASIC Block Diagram



- ❑ 20x20 pixel array
- ❑ 250 μ m x 250 μ m pixels
- ❑ Gold stud bonded to CZT
- ❑ Programmable regions of interest
- ❑ Rolling shutter type readout
- ❑ Analogue output
- ❑ Selectable range 150keV / 1500keV (40 000 electrons / 400 000 electrons)
- ❑ Noise 200eV FWHM (20 electrons rms)


Programmable Regions of Interest




- Pixel Region that is Powered Up
- Pixel Region that is Read Out
- Pixel Region where Calibrate Input is Enabled

- Three shift registers
- Control regions of interest
- Read enable register
- Calibrate enable register
- Power enable register
- Independently programmable

HEXITEC ASIC Pixel Electronics




Preamplifier Schematic




- ❑ Single-ended, folded cascode
- ❑ Selectable gain
- ❑ 40 000 or 400 000 electrons
- ❑ Power down mode
- ❑ Compensates up to 250pA leakage current
- ❑ Input FET biased at 1.65V
- ❑ Three main noise contributors
- ❑ Input FET, Feedback (M2), detector leakage current
- ❑ 20 electrons rms noise at 5pA leakage (after filtering)

Noise Filtering




- CR-RC band pass filter ($1.25\mu\text{s}$)
- Single-ended folded cascode
- Not optimum shaping time for noise
- Cannot meet noise specification




- 2nd Order low pass filter
- Filters noise above 1MHz
- Peaking time of signal is $2\mu\text{s}$
- Differential amplifier

Pixel Simulations 1



Preamplifier / Filter


- Non linear feedback
- Meets noise specification
- Reasonable preamplifier recovery time



Filter/ Peak Hold

- 2 μ s peaking time
- Must hold for a whole frame readout



Pixel Simulations 2



CR-RC Shaper /
Filter


- ❑ Filter Noise $>$ 1MHz
- ❑ 2 μ s peaking time

Data Sampling



- Peak Hold
- Hold time $> 500\mu\text{s}$ to 12 bits
- 5V transistors give less leakage
- Three Sample and Hold circuits
- S1, S2 and SPH samples
- Internal trickle current

Synchronous Readout Problem




✓ Data Sampled after peak value

✗ Data Sampled before peak value

✗ Peak Hold reset level incorrect


- ❑ Sample *filter* output before and after the *peak hold* sample to detect and eliminate erroneous pulses

Pixel Layout



Control Signals and Output Data Format


Single row readout cycle




Rolling Shutter

- Row Clock
- Column Clock
- Sample Clock
- $\sim 1\mu\text{s} / \text{row (20)}$


Output Data Format



Full frame readout cycle






Frame Readout Simulation



Present Status of HEXITEC 20x20 ASIC

- ❑ The 20x20 ASIC has been designed and manufactured
- ❑ It is untested as data acquisition system not yet ready
- ❑ A test structure was manufactured to verify operation of pixel electronics
- ❑ Test structure has been tested and the design verified
- ❑ 5.1mm \times 5.1mm of 20x20 will begin in September




Future Work


- The 20x20 ASIC will be tested
- Design of 80x80 version of the ASIC
- Any problems found with 20x20 will be corrected for the 80x80

Other Work

- PIXIE Chip
- Intended for characterising CZT detector signals
- In fab at moment



Thanks for Listening



Thanks to Paul Seller, Matthew Wilson & Alec Hardie

Contact Details

Lawrence Jones
IC Design Engineer, ASIC Design Group

Science and Technology Facilities Council
Rutherford Appleton Laboratory, Harwell Science and Innovation
Campus,
Didcot, OX11 0QX United Kingdom

Tel +44(0)1235 446508 Fax +44(0)1235 445008
Email: l.l.jones@stfc.ac.uk