



# HEXITEC ASIC - A Pixellated Readout Chip for CZT Detectors

Lawrence Jones

ASIC Design Group Science and Technology Facilities Council Rutherford Appleton Laboratory





# Introduction



- □ HEXITEC is a collaborative project between the Universities of Manchester, Durham, Surrey, Birkbeck and The Science and Technology Facilities Council (STFC)
- Develop a new range of detectors such as CdZnTe for high energy X-ray imaging for such applications shown below
- □ The Project has been funded by EPSRC on behalf of RCUK under the Basic Technology Programme

#### Medical





Tomography



Space





# HEXITEC 20x20 ASIC





HEXITEC 20x20 ASIC

- An ASIC has been developed to read out the new pixellated detectors
- Initially a 20x20 pixel readout chip has been designed and manufactured
- Ultimately a 80x80 pixel ASIC is required
- □ This talk concerns the design of the 20x20 pixel version







## HEXITEC ASIC Block Diagram



- □ 20x20 pixel array
- $\Box$  250µm x 250µm pixels
- $\hfill\square$  Gold stud bonded to CZT
- Programmable regions of interest
- □ Rolling shutter type readout
- □ Analogue output
- Selectable range 150keV / 1500keV (40 000 electrons / 400 000 electrons)
- □ Noise 200eV FWHM (20 electrons rms)





# Programmable Regions of Interest





HEXITEC ASIC Pixel Electronics





# Preamplifier Schematic





- □ Single-ended, folded cascode
- □ Selectable gain
- $\square$  40 000 or 400 000 electrons
- Power down mode
- Compensates up to 250pA leakage current
- □ Input FET biased at 1.65V
- Three main noise contributors
- □ Input FET, Feedback (M2), detector leakage current
- 20 electrons rms noise at 5pA leakage (after filtering)















#### Science & Technology Facilities Council Technology

# Pixel Simulations 1



Science & Technology Facilities Council

Preamplifier / Filter

- □ Non linear feedback
- □ Meets noise specification

Reasonable preamplifier recovery
 time

#### Filter/ Peak Hold

- $\hfill 2 \mu s$  peaking time
- $\hfill \Box$  Must hold for a whole frame readout

# Pixel Simulations 2









# Data Sampling







Peak Hold

 $\Box$  Hold time > 500 $\mu$ s to 12 bits

□ 5V transistors give less leakage

- □ Three Sample and Hold circuits
- $\hfill S1,\hfill S2$  and SPH samples
- □ Internal trickle current







#### Synchronous Readout Problem



✓ Data Sampled after peak value

- > Data Sampled
  before peak value
- > Peak Hold reset
   level incorrect

□ Sample *filter* output before and after the *peak hold* sample to detect and eliminate erroneous pulses





# Pixel Layout









Control Signals and Output Data Format





## Frame Readout Simulation









## Present Status of HEXITEC 20x20 ASIC



- $\hfill\square$  The 20x20 ASIC has been designed and manufactured
- $\hfill\square$  It is untested as data acquisition system not yet ready
- A test structure was manufactured to verify operation of pixel electronics
- $\hfill\square$  Test structure has been tested and the design verified







#### Future Work

- $\Box$  The 20x20 ASIC will be tested
- Design of 80x80 version of the ASIC
- □ Any problems found with 20x20 will be corrected for the 80x80

### Other Work

- □ PIXIE Chip
- Intended for characterising CZT detector signals
- □ In fab at moment







## Thanks for Listening



#### Thanks to Paul Seller, Matthew Wilson & Alec Hardie

Contact Details

Lawrence Jones IC Design Engineer, ASIC Design Group

Science and Technology Facilities Council Rutherford Appleton Laboratory, Harwell Science and Innovation Campus, Didcot, OX11 OQX United Kingdom

Tel +44(0)1235 446508 Fax +44(0)1235 445008 Email: 1.1.jones@stfc.ac.uk



