





Upgrade of the LHCb VErtext LOcator




Kazu Akiba – Federal University of Rio de Janeiro
On behalf of the VELO Upgrade Project



International Conference on Technology
and Instrumentation in Particle Physics
2 – 6 June 2014 / Amsterdam, The Netherlands



*“Instrumentation
as enabler of Science”*

The LHCb Experiment



**Large Hadron Collider beauty Experiment
for CP violation and Rare B Decays.**


The current VELO




Moves away every fill and centers around the beam
with self measured vertices

Poster:
The LHCb Vertex Locator
- Performance and
Radiation Damage
<https://indico.cern.ch/event/192695/contribution/7>

The current VELO





Operates in vacuum




Separated from primary vacuum by thin RF foil with complex shape
-- Protection from beam pickup

Poster:
The LHCb Vertex Locator
- Performance and Radiation Damage
<https://indico.cern.ch/event/192695/contribution/7>



Moves away every fill and **centers around the beam** with self measured vertices

The current VELO




Active cooling





CO₂

Operates in vacuum



Separated from primary vacuum by thin RF foil with complex shape
-- Protection from beam pickup


Poster:
The LHCb Vertex Locator
- Performance and Radiation Damage
<https://indico.cern.ch/event/192695/contribution/7>



Moves away every fill and centers around the beam
with self measured vertices


Why upgrade LHCb

- Currently LHCb can cope with a inst. lumi. higher than design
 - LHC still provides more than what we can handle:



- Current detector is limited due to 1 MHz readout.
- Higher Luminosities do not translate to higher physics: need smart Trigger.
- The upgrade is planned as a major Trigger/Readout upgrade:
 - From 1 to 40 MHz full readout → Every collision read out to a computing farm
 - Higher instantaneous Luminosity → Higher occupancies/Faster Ageing
 - Change all the front-end!

Timeline




Current upgrade plan still compatible with post LS3 ...

Main challenges for the Velo Upgrade

Non uniform Radiation exposure	$8 \times 10^{15} \text{ n}_{\text{eq}}/\text{cm}^2$ @ tip, $0.2 \times 10^{15} \text{ n}_{\text{eq}}/\text{cm}^2$ @ outer edge
HV tolerance	1000V after 50 fb^{-1}
Readout data rate	$\sim 33 \text{ tracks/Event/module}$. (LHC: 40 MHz)
Temperature operation	-20 @ tip close to the beam
ASIC power consumption	3W/ASIC; up to 36 W/module;
Material budget	Good IP and tracking resolution currently: <ul style="list-style-type: none">• Proper time resolution $\sim 50 \text{ fs}$• IP resolution $\sim 40 \mu\text{m}$ ($p_T=1\text{GeV}$)


Upgrade Plan

Current detector Half



44 C shaped double sided modules (R/ ϕ)
88 sensors.

Upgrade detector Half




52 L shaped pixel modules
208 sensors.


Keep vacuum and motion features.

Changes to improve

- From strips to pixels: Planar Sensors $55 \times 55 \mu\text{m}^2$ pixel.
 - Fast and robust pattern recognition.
- Cooling interface needs to come closer to the tip.
 - Plan to use μ -channels etched in a silicon substrate.
(see P. Rodriguez talk <https://indico.cern.ch/event/192695/session/6/contribution/113>)
- First active element at 5.1 mm from beam (was 8.2 mm)
- New RF-box required.



Kazu Akiba





TIPP2014

Silicon sensors

- Planar silicon, n-in-n or n-in-p under consideration
- Tile for 3 ASIC chips: $\sim 43 \times 14$ mm, 200 μm thick
- $55 \times 55 \mu\text{m}^2$ pixels, elongated pixels at ASIC boundaries
- Non homogeneous irradiation sets constraints on guard ring design

- Tip close to beam: $8 \times 10^{15} n_{\text{eq}}$,
far corner only at $2 \times 10^{14} n_{\text{eq}}$
- guard ring width $\sim 450 \mu\text{m}$
- Bias of 1000V after 50 fb^{-1}



Silicon sensors

- Focus on two vendors with proven track record in radiation hard and HV tolerant sensor designs:


HPK



- n-in-p, 200 um thick
- 450 um guard ring
- 3x1 and single-ASIC sensors

- n-in-n or n-in-p, 150/200 um
- Baseline of 450 um guard ring
- Possibility of reduced width guard rings (250um) and overlapping guard rings on backside in n-in-n case

Micron




- Irradiation and test beam program to validate Sensor and ASIC tech at high rates.
--- This year!


Kazu Akiba

TIPP2014

VELOPix ASIC




- MediPix → TimePix → Timepix3 → VEPiX
 - VeloPix designed by CERN and Nikhef
- Square matrix of 256 x 256.
- Technology resistant to required ~400 MRad.
- Key features
 - Data driven readout:
Each hit time-stamped,
sent off chip immediately
 - Fast front-end:
time walk < 25 ns
 - Bunch crossing time stamping
9 bit
 - SEU protection
- **VeloPix output hit-rate = ~10 x TimePix3 rate**
- Binary readout – but optional ADC (slow) for calibration
- **Chips will be thinned to 200 μm : minimize material**






VeloPix challenges

- Average # particles / chip / event
 - average (peak) rate: multiply by 26.8 (40) MHz
- Hottest chip \rightarrow 230 (320) Mtracks/s \sim 600 (900) Mhits/s per chip
 - grouping of pixel hits
 - 2x4 super pixels \rightarrow 30 % data reduction
 - increase output bandwidth
 - optimize buffering
- Output bandwidth of (hottest) VeloPix:
 - Average: 13 Gbit/s ; peak: 20 Gbit/s
 - 4 links at \sim 5 Gbit/s
- for first submission summer 2014
- Production quantity chips end 2015



Cooling: micro channel substrate



- Power consumption can go up to ~45 W/module.
- Keep the sensors at $< -20\text{ }^{\circ}\text{C}$ to minimize the effects of radiation damage, and to avoid thermal runaway
- Novel method: evaporate CO_2 via micro-channels etched in Si substrate \rightarrow Same Thermal Expansion Coefficient (CTE)



Dedicated presentation by Pablo Rodriguez <https://indico.cern.ch/event/192695/session/6/contribution/113>


Cooling: micro channel substrate

- Power consumption can go up to ~45 W/module.
- Keep the sensors at $< -20\text{ }^{\circ}\text{C}$ to minimize the effects of radiation damage, and to avoid thermal runaway
- Novel method: evaporate CO_2 via micro-channels etched in Si substrate \rightarrow Same Thermal Expansion Coefficient (CTE)




Dedicated presentation by Pablo Rodriguez <https://indico.cern.ch/event/192695/session/6/contribution/113>

L-shape Pixel Modules




- A 'module' is made of 4 sensor tiles.
 - active area $\sim 100\%$ (except small gaps)
 - Closest pixel is at 5.1 mm from the beam center




Data acquisition overview

- LHCb common DAQ boards (PCIE40)
- 48 copper links from chips.
 - Hotter chips demand higher speeds
- Electrical to optical conversion outside of vacuum tank
 - 20 Optical links ~ 5 Gbit/s each
- 1 FPGA to time order events of 1 module








Upgrade RF Foil

- Requirements
 - Vacuum tight ($< 10^{-9}$ mbar l/s)
 - Radiation hard
 - Low Mass
 - Good electrical conductivity
 - Thermally stable and conductive
- Material and fabrication:
 - Aluminium (AlMgMn): 200-350 μm thickness:
 - By 5-axis milling of a single homogeneous block
- Chemical etching



Upgrade RF Foil




Summary

- We plan to install a fully upgraded detector in the LS2/2018
- With a 40 MHz “triggerless” readout
- Run @ $L = 2 \times 10^{33} \text{ cm}^{-2} \text{ s}^{-1}$ (5x now), but front-end 40 times higher rate.
- Velo subdetector will consist planar silicon pixel sensors with $55 \times 55 \mu\text{m}^2$ pitch
 - Get closer to the collision point
 - Minimize the material
- New ASIC VELOPix with 20 Gbit/s output bandwidth
- Evaporative CO_2 cooling in Silicon with a micro-channel substrate as interface
- 300 μm thick RF-box milled from solid block of Aluminum
- Developments for the upgrade going well and on schedule


The LHCb VELO upgrade is a very challenging project with many new techniques

Back up

Electronics overview



LHCb Upgrade Overview



VeloPix ASIC

Specification	Timepix3	VeloPix
pixel dimension	55x55 μm^2	55x55 μm^2
matrix size	256x256	256x256
timewalk	< 25 ns	< 25 ns
Time over Threshold range	10 bit	4 bit
leakage current compensation (per pixel)	> 20 nA	> 20 nA
Time stamp resolution	1.6 ns	25 ns
Time stamp range	18 bit	12 bit
sustainable hit rate	40 MHits/s	> 600 MHits/s
output bandwidth	2.5 Gbit/s	> 13.6 Gbit/s
power consumption per chip	< 2 Watts	< 3 Watts
radiation hardness	no spec.	> 400 MRad
single event upset robust	no	yes

The LHCb Experiment

HCAL

ECAL

RICH2

Outer
Tracker

Magnet

TT
Si

Zoom in the
vertex region

Open during
injection

Closes for
physics

Muon
MWPC
GEM

+ Trigger
Hard & Soft

**Large Hadron Collider beauty Experiment
for CP violation and Rare B Decays.**

The LHCb Experiment

HCAL

ECAL

RICH2

Outer Tracker

Magnet

TT Si

Zoom in the vertex region

R sensors
 ϕ sensors

cross section at $y=0$

x
z

PileUp stations

view of most upstream VELO station

interaction region
 $\sigma = 5.3 \text{ cm}$

60 mrad

15 mrad

Open during injection

Closes for physics

VELO fully closed (stable beam)

VELO fully open

Muon
MWPC
GEM

+ Trigger
Hard & Soft

Tracker
Si

RICH1

Large Hadron Collider beauty Experiment
for CP violation and Rare B Decays.

Main challenges for the Velo Upgrade

- Completely new front-end electronics and sensor
 - Fast analogue pulse, Ultra fast read out – readout every bunch crossing.
 - High radiation hardness of $\sim 400 \text{ MRad}$ $8 \times 10^{15} n_{eq}/\text{cm}^2$
- Very high data rate
 - Major changes to front-end back-end electronics and data transport
- Improve the cooling performance
 - Thermal Runaway risk at inner most region
 - New cooling interface design.
- Improve the physics performance... currently:
 - Proper time resolution $\sim 50 \text{ fs}$
 - IP resolution $\sim 13 + 25/pT \text{ } \mu\text{m}$

The LHCb Experiment



**Large Hadron Collider beauty Experiment
for CP violation and Rare B Decays.**

Upgrade of the LHCb VErtext LOcator

QUICK Current detector overview

Upgrade motivation

VELO Upgrade plan

Upgrade R&D


Sensors

ASIC


Cooling

Infrastructure

Summary



Kazu Akiba – Federal University of Rio de Janeiro
On behalf of the VELO Upgrade Project



International Conference on Technology
and Instrumentation in Particle Physics

2 – 6 June 2014 / Amsterdam, The Netherlands

*“Instrumentation
as enabler of Science”*