

# Microfabrication Activities in the Engineering Office of the PH-DT Group at CERN

Alessandro MAPELLI

Diego ALVAREZ FEITO, Andrea CATINACCIO,

Jordan DEGRANGE, Cecilia ROSSI,

Giulia ROMAGNOLI, Pietro MAODDI



PH-DT

Detector Technologies



BE Beams  
EN Engineering  
FP Finance and Procurement  
GS General Services  
HR Human Resources  
IT Information Technology  
**PH Physics**  
TE Technology

AGS : Administration and General Services  
ALICE : A Large Ion Collider Experiment  
ATLAS : A Toroidal LHC ApparatuS  
CMS : the Compact Muon Solenoid experiment  
**DT : Detector Technologies**  
EDU: Educational group  
ESE : Electronics System for Experiments group  
LCD : Linear Collider Detector  
LHCb : The Large Hadron Collider Beauty experiment  
SFT : SoFTware design for experiments group  
SME : Small and Medium Experiments team  
TOTEM : TOTal cross section, Elastic scattering and diffraction dissociation Measurement at the LHC  
TH : Theoretical physics unit

DI: Detecior Infrastructure  
DD: Detector Development  
**EO: Engineering Office**  
EM1: Engineering & Mechanics 1  
EM2: Engineering & Mechanics 2  
TP: Technology & Physics

# microEngineering

- **microScint**

- development of a microfluidic scintillation detector

- **microCool**

- implementation of microfabricated on-detector cooling systems

- **microHell**

- study of heat transfer of superfluid Helium in microfluidic networks

- **microSystems engineering**

- microFabrication
- integration of microfabricated devices in detectors
- development of a methodology to estimate the mechanical performance of (silicon)  $\mu$ -devices




ÉCOLE POLYTECHNIQUE  
FÉDÉRALE DE LAUSANNE



Microsystems are investigated since 2010 in the CERN Physics Department (PH) by the Detector Technologies Group (PH-DT) in close collaboration with the EPFL Microsystems Laboratory (LMIS4).


The fabrication of the microsystems is performed by CERN in the class 100 MEMS cleanroom of the Center of MicroNanoTechnology of EPFL in Lausanne, Switzerland






# lab-on-a-chip


2013  
NINE-AXIS MEMS  
GYRO + ACCELEROMETER + COMPASS



1999  
DNA MICROARRAY  
EX. AFFYMETRIX



1988  
ELECTROSTATIC MOTOR  
UC-BERKELEY




OPTICAL SWITCH  
LUCENT  
2002



DIGITAL MIRRORS DISPLAY  
TEXAS INSTRUMENTS  
1996

# microfluidics

1977  
INKJET NOZZLE  
IBM-HP




# microelectronics

1958  
INTEGRATED CIRCUIT  
TEXAS INSTRUMENT



TRANSISTOR  
BELL  
1947



MEMS  
H. NATHANSON  
1967

# MEMS MicroElectroMechanical Systems



LIGA  
W. EHRFELD  
1982

# MOEMS MicroOptoElectroMechanical Systems



# microfabrication techniques

## Bulk micromachining

mechanical structures are etched in the substrate



## Surface micromachining




layers of material are deposited on the substrate, patterned and selectively removed







## Substrates

round wafers 3", 4", 6", 8", 12"...

Silicon, SOI, glass, GaAs, SiC, Ge, polymers...




Flexible substrate



<http://www.electronicproductsktn.org.uk>, 2007


# microScint





# 1<sup>st</sup> microScint protos made of SU-8 photoresist


SINGLE PHOTOLITHOGRAPHY STEP TO DEFINE THE CHANNELS  
(SURFACE MICROMACHINING)



SILICON SUBSTRATE

# 1<sup>st</sup> microScint protos made of SU-8 photoresist


SINGLE PHOTOLITHOGRAPHY STEP TO DEFINE THE CHANNELS  
(SURFACE MICROMACHINING)



PHOTORESIST SPIN COATING

# 1<sup>st</sup> microScint protos made of SU-8 photoresist


SINGLE PHOTOLITHOGRAPHY STEP TO DEFINE THE CHANNELS  
(SURFACE MICROMACHINING)



**MASK ALIGNMENT**

# 1<sup>st</sup> microScint protos made of SU-8 photoresist


SINGLE PHOTOLITHOGRAPHY STEP TO DEFINE THE CHANNELS  
(SURFACE MICROMACHINING)



UV EXPOSURE

# 1<sup>st</sup> microScint protos made of SU-8 photoresist


SINGLE PHOTOLITHOGRAPHY STEP TO DEFINE THE CHANNELS  
(SURFACE MICROMACHINING)



UV EXPOSURE

# 1<sup>st</sup> microScint protos made of SU-8 photoresist


SINGLE PHOTOLITHOGRAPHY STEP TO DEFINE THE CHANNELS  
(SURFACE MICROMACHINING)



DEVELOPMENT

# 1<sup>st</sup> microScint protos made of SU-8 photoresist


SINGLE PHOTOLITHOGRAPHY STEP TO DEFINE THE CHANNELS  
(SURFACE MICROMACHINING)



**METALLIZATION**




# 1<sup>st</sup> microScint protos made of SU-8 photoresist

SINGLE PHOTOLITHOGRAPHY STEP TO DEFINE THE CHANNELS  
(SURFACE MICROMACHINING)




DICING






	plastics	microScint SU-8 Au-coat	microScint Silicon Al-coat
scintillator	0.5 mm	0.2 mm	0.18 mm
light yield	4.4 pe 9 pe/mm	1.6 pe 8 pe/mm	1.4 pe 7.8 pe/mm



Y layer 150  $\mu\text{m}$   
0.9 pe  
6 pe/mm



X layer 150  $\mu\text{m}$   
1.0 pe  
6.7 pe/mm




# coming up with microScint

- Double layer (XY) microfluidic device
  - EPFL Microsystems Laboratory ([lmis4.epfl.ch](http://lmis4.epfl.ch))
- SiPM readout
  - INFN, Roma
- Integrating aSi:H photodiodes in the microfluidic channels
  - EPFL PVLAB ([pvlab.epfl.ch](http://pvlab.epfl.ch))

# silicon microchannel cooling

- No CTE mismatch
- Low material budget
- Active/distributed cooling
- Integration potential




Great effort required for microfluidic connections in HEP!!






D.B. Tuckerman and R.F.W. Pease, *IEEE Elec. Dev. Letters*, Vol. 2, 5, 1981

# NA62-GTK.. the 1st microCool



- In October 2014, the Gigatracker pixel detectors will be the first detectors to be cooled with silicon microchannels.
- Liquid  $C_6F_{14}$  will circulate at  $-20^\circ C$  in a  $130 \mu m$  thick silicon plate with microchannels ( $200 \mu m \times 70 \mu m$ ).



# NA62-GTK.. the 1st microCool



# LHCb VeLo Upgrade.. CO<sub>2</sub> in microchannels







Inlet restrictions  
30 x 60 μm

Inlet      Outlet



Microchannels  
200 x 60 μm



Transition from inlet restrictions to evaporative microchannels






# ALICE ITS... towards a microfluidic stave

Baseline solution for mechanics and cooling developed by Corrado GARGIULLO *et al.*




270 mm



x4 = 270mm

# towards integrated microcooling



A. MAPELLI, L. MUSA, P. PETAGNA, P. RIEDLER, 2011

## How SOI wafers are made

[From P. N. Dunn, *Solid State Technol.*, October, 32-35 (1993). Copyright 1993 PennWell Publishing Company, with permission.]

Many different silicon-on-insulator materials have been developed over the years, but two are currently being used for IC production: SIMOX (Separated by Implanted Oxygen) and bonded wafers.



In the SIMOX process, a standard silicon wafer is implanted with oxygen ions and then annealed at high temperatures; the oxygen and silicon combine to form a silicon oxide layer beneath the wafer surface. To minimize wafer damage, the oxygen is sometimes implanted in two or more passes, each followed by an anneal. The oxide layer's thickness and depth are controlled by varying the energy and dose of the implant and the anneal temperature. In some cases, a CVD process is used to deposit additional silicon on the top layer.

The bonded wafer process starts with an oxide layer of the desired thickness (typically 0.25 to 2 microns) being grown on a standard silicon wafer. That wafer is then bonded at high temperatures to another wafer, with the oxide sand-

wiches between. One of the wafers is then ground to a thickness of a few microns using a mechanical tool.



Because advanced devices require an even thinner layer, more silicon must be removed. The wafer may be etched with a confined plasma, between 3 and 30 mm wide, which is stepped across the wafer surface. A film thickness map is made for each wafer and used to compute the dwell time for the plasma etcher at each

stop. The process can be repeated for additional precision. Silicon thicknesses of a little as 1000 to 3000 Å, with total thickness variation of 200 Å have been achieved. IBM has also developed an etch-back process for bonded wafers.




# microHeII.. superfluid helium

- study the heat transfer of superfluid Helium-II in glass microchannels
- thermally-enhanced insulation of LHC magnets for future upgrades




LHC STANDARD INSULATION





ENHANCED INSULATION FOR LHC UPGRADE

Sample	MEMS technique	Number of channels	Characteristic dimensions (μm)	Total Channels Area (mm <sup>2</sup> )	Length (mm)
1	Sandblasting	158	$\Phi_{\text{equivalent}} = 100.4$	1.25	55
2	HF etching	172	17.15 x 75.1	0.22	55
3	DRIE etching	1000	~15.8 x 24	0.38	55






# simulations vs experiments

## Structural resistance



## Thermal Behaviour



# MICROBAR

LIMOENADE  
VOOR BIJ JE  
INSECTENHAPJE  
€1,00

MICROBAR  
SPRINKHAANTJE  
1,50 3VOOR 4,00  
MEELWORMLOEMPJA  
2,50 3VOOR 6,00

WIST JE DAT?  
- DE VN HET ETEN VAN INSECTEN  
ACTIEF PROMOOT?  
- JE 80% VAN EEN SPRINKHAAN  
KAN ETEN EN MAAR 40% VAN EEN  
KOE?  
- MEELWORMEN VOOR MEER DAN  
50% VAN PROTEINE BESTAAN?  
- ONZE LOEMPJA HEEL LEKKER IS

WIST JE DAT?  
- 2 MILJARDMENSEN AL INSECTEN  
ETEN OP REGELMATIGE BASIS?  
- INSECTEN HET ZO VOEDZAAM  
ZIJN ALS EEN BIERSTELLEN?  
- 75% MINDER CO<sub>2</sub> UITSTOTEN  
- EEN BEETJE NAAR NOOTJES  
SMAKEN?

MEELWORM  
LOEMPJA  
€2,50 3VOOR €6,-

SNOEP  
SPRINKHAANTJE  
€1,50  
3VOOR €4,-

