

# Preliminary Specification of a Silicon Strip Readout Chip for the LHCb Upgrade

C. Parkes<sup>1</sup>, Martin van Beuzekom<sup>4</sup>, M. Idzik<sup>2</sup>, T. Szumlak<sup>2</sup>, K. Wylie<sup>3</sup>, Jan Buytaert<sup>3</sup>,  
Paula Collins<sup>3</sup>, Marina Artuso<sup>5</sup>

<sup>1</sup>*University of Manchester, Manchester, United Kingdom*

<sup>2</sup>*AGH University of Science and Technology, Krakw, Poland*

<sup>3</sup>*CERN, Geneva, Switzerland* <sup>4</sup>*Nikhef, Amsterdam, Netherlands* <sup>5</sup>*Syracuse University, Syracuse, United States*

## Abstract

This note documents discussions held in the autumn of 2011 and spring 2012 on an outline specification for the readout chip for silicon strip detectors for the LHCb upgrade. Specifications are set for the front-end, digitisation, and initial comments are included on the digital processing stages.



# 1 Introduction

The 40 MHz front-end readout chip for the silicon strip detectors is a critical element of the LHCb upgrade. This chip has potential application in the silicon strip based VELO design and in the replacements for the ST (TT and IT) detectors. There is also the potential for the use of elements of this chip to be used in the design of a readout chip for silicon fibre trackers. The authors noted that the current schedule for the LHCb upgrade would not be achievable unless work was started during 2011 on the design of this readout chip. This document summarises the discussions held on the required specification of this chip, with input from the VELO and TT upgrade communities. Initial designs of the chip are proceeding according to the specifications laid out here, but we note that these are preliminary specifications and many more studies and refinements will be required for the production of the final readout chip.

## 2 Size and Overall Requirements

The specifications on the physical dimensions and layout of the chip, and overall requirements are summarised in table 1. This is supplemented by a series of notes providing further information on each area.

Table 1: Specification of physical dimensions and external layout of the chip

Variable	Specification
Channels per chip <b>Note 1</b>	128
Wire-bond pitch (input channels). <b>Note 2.</b>	See diagram in notes. 2 rows. Bond pad size $> 130 \times 60 \mu\text{m}$ . 40 $\mu\text{m}$ effective pitch (both rows). Minimum inter-row distance 40 $\mu\text{m}$ . Grounding pads required.
Total ionising radiation dose	Tolerance $\sim 50$ Mrad
Die size <b>Note 3</b>	Width of 128 channel chip $< 5.4$ mm
Packaging <b>Note 3</b>	No side bonding on chip

### Notes

**1.** A 256 channel design was also suggested. This could have potential advantages in reducing the number of output links required. However, the higher power used in a single chip may have disadvantages in thermal performance for mounting on the hybrid and module substrate. The current baseline is a 128 channel chip.

**2.** In addition to the channel pads, ground pads should be implemented at the end of the bonding rows to bond the sensor to ground.

Include figure

25 **3.** The Chip width (in the direction along bond pads) is limited by the space around  
 26 the circumference of the VELO sensor, if a fanout is to be avoided. The specification of  
 27  $40\ \mu\text{m}$  effective pitch limits the minimum chip width at  $128 \times 40 = 5120\ \mu\text{m}$  . Consequently  
 28 no side bonding is requested on the chip, if this is required the suggested pitch should be  
 29 revisited.

### 30 **3 Analogue Stage Requirements**

Table 2: Specification of Analogue Stage Requirements

Variable	Specification
Load capacitance on channel	VELO: $< 10\ \text{pF}$ ST: value to be clarified
Maximum leakage current per channel	200 nA (not as a supplied current, AC coupled)
Noise	$< 1000\ \text{e}^-$ at 10 pF (after irradiation). Noise slope with capacitance to be defined for ST.
Maximum crosstalk	$< 5\%$ between channels
Signal polarity	VELO+ST: $\text{e}^-$ collection, ST: hole collection
Dynamic range (input charge)	$> 50k\ \text{e}^-$
Linearity	within 5% over dynamic range
Power consumption per channel	$< 8\ \text{mW/channel}$
Total power <b>Note 3</b>	$< 1\ \text{W}$ for 128 channel chip
Power supply rejection ratio	$> 10\ \text{dB}$ at 40 MHz
Pulse shape <b>Note 4</b>	Shaper peaking time $\sim 25\ \text{ns}$ Pulse shape for $50k\ \text{e}^-$ signal: - remainder 25 ns after peaking time $< 5\%$ - recovery within 10 beam-crossings - undershoot after 50 ns $\leq 5\%$
Gain Uniformity <b>Note 5</b>	Recovery to within $1k\ \text{e}^-$ after $400k\ \text{e}^-$ signal within 10 beam-crossings Uniformity within 5%

#### 31 **Notes**

32 **3.** The total power consumption of the chip is specified due to thermal design  
 33 considerations. The division of the power consumption between the analogue and digital  
 34 stages is left free for optimisation in the implementation. Attention should be paid to  
 35 minimising the supply current variation. Constant current should be used in the circuit  
 36 wherever possible.

- 37      **4.** The pulse specification is given in terms of the performance required, rather  
 38 than giving specifications of the pre-amplifier and shaper times, to allow freedom in the  
 39 implementation.
- 40      **5.** The absolute gain value is not specified to allow freedom in the implementation.

## 41    **4    Digital Processing Requirements**

Table 3: Specification of input signals to the chip, and requirements dominated by the analogue stage of the chip

Variable	Specification
Readout scheme (analogue, digital, binary)	Digital
Digital: ADC bits <b>Note 6</b>	Probably 6 bits
ADC range <b>Note 7</b>	Upper range limit variable from 10k e <sup>-</sup> to 50k e <sup>-</sup> input signal. Range configurable per 32 channels
ADC sampling rate <b>Note 8</b>	Up to 50 MHz (operation at 40 MHz)
Signal Processing <b>Note 9</b>	Pedestal correction Common-mode correction Zero-suppression (clustering)
Output Formats <b>Note 10</b>	Non-zero suppressed, Zero suppressed
Additional Outputs <b>Note 11</b>	Trigger-or output
Calibration Modes <b>Note 12</b>	Analogue testpulses, Digital data loading
Output Serialiser <b>Note 13</b>	Serial Links, several Gbit/s. LHCb TELL40 compatible.
Derandomizer-buffer	Required, size to be simulated.
Thermal Performance <b>Note 14</b>	Digital and Analogue specification met -40 to +50 C Temperature Monitoring.
Slow Controls Interface	I2C
Digital Signals	Differential LVDS

42      **6.** The pedestal subtraction is expected to be performed digitally. An ADC of 6 bits  
 43 is expected to allow sufficient resolution to make the pedestal corrections digitally and  
 44 retain the charge resolution required. The expected power consumption for a 6-bit ADC is  
 45 expected to be within the requirements, and the layout within the 40  $\mu\text{m}$  pitch constraint  
 46 has been checked.

47      The least significant bit should be around the noise level. Assuming half the ADC  
 48 range is retained for the pedestal offsets, we assume 5 effective bits for resolution of the

49 signal.

50 5 bits on a 50 ke<sup>-</sup> range gives 1600 electrons for the least significant bit (lsb).

51 5 bits on a 10 ke<sup>-</sup> range gives 300 electrons for the lsb.

52 **7.** 50k e<sup>-</sup> corresponds to 2 MIPs signal for a 300 μm thick sensor unirradiated. After  
53 heavy irradiation the signal may decrease to 8k e<sup>-</sup>. The minimum range and number of  
54 bits should accurate determination of system noise (which is expected to be < 1000 e<sup>-</sup>).  
55 See also note 6.

56 **8.** The ADC sampling time msut be adjustable in 0.5 ns steps over 25 ns range to  
57 allow synchronisation to the collisions. This should be adjustable per unit of 32 channels.

58 **9.** *Pedestal subtraction.* This is assumed to be performed in the digital part of the chip  
59 with a value set on a per channel basis.

60 *Common Mode Suppression.* This algorithm is assumed to be digital. The rms of the  
61 common mode in the current VELO is approx. 1250 electrons, so this is not expected to  
62 require an increase in the dynamic range of the chip. The common-mode of the current  
63 ST has to be clarified to give an idea of the requirements.

64 A common mode algorithm that subtracts the mean value of a group of 32 channels in  
65 an event is suggested. Strips with signals above a programmable value should be excluded  
66 in the average.

67 The calculation precision for the subtracted common mode and the subsequent ADC  
68 values for the clustering could be more accurate than the initial number of bits. This is  
69 not required but we comment that this could be considered in the implementation.

70 *Clustering.* Based on the current VELO clustering algorithm a baseline of the following  
71 algorithm is assumed (other options exist and can be studied).

72 i) A strip with an ADC over a seeding threshold is identified to start a cluster.

73 ii) Neighbouring strips are added if they exceed an inclusion threshold. The maximum  
74 size of the cluster is five strips (central ±2), above this two clusters are formed.

75 The Phi sensor routing may require that not all 128 channels come from consecutive  
76 strips, hence clustering boundaries would be needed. At least 32 channels will be from  
77 consecutive strips. The R sensor will have all 128 channels from consecutive strips.

78 The seeding threshold and inclusion threshold should be able to be set at least with a  
79 granularity of a 32 channel group. It is to be discussed if they can be set on a per channel  
80 basis.

81 The strong preference from the chip designers for a simple algorithm is noted. The  
82 simplest non-zero suppression algorithm would be the implementation of a single threshold  
83 in the chip and all strips above this threshold being sent out. The performance of this and  
84 other algorithms with current VELO and ST data should be studied.

85 *Masking.* Individual channels must be able to be masked to avoid noisy channels  
86 sending data continuously.

87 **10.** *Zero-suppressed.* The standard physics output mode is zero suppressed (clusters).  
88 The options will need to be considered.

89 i) the ADC of each channel in a cluster could be sent out. This is as for current Velo  
90 clusters.

91 ii) the pulse height weighted centre of a cluster can be calculated with a specified  
92 number of bits precision and sent out. This is as for the current velo lite clusters (3 bit  
93 inter-strip precision). The format to be used is left for later discussion.

94 *Non-zero suppressed.* This output is required for calibration and monitoring, including  
95 the calculation of the pedestals. The NZS data volume will be a small fraction of the  
96 ZS, for example the current VELO has 1MHz front-end readout with 1Hz NZS events  
97 retained). Non-zero suppressed output of the raw ADC values is required. Output of the  
98 NZS data after common mode suppression is not required. NZS and ZS can be sent out  
99 simultaneously. NZS data is sent out on specified bunch counter numbers (up to five),  
100 with an adjustable pre-scale factor.

101 The output data must be time-stamped. Width of the time-label to be defined. A fast  
102 reset input (to synchronise the counters) is needed.

103 **11.** Trigger-or output should be implemented to allow the functionality for it to be  
104 used like a scintillator trigger. Details to be defined (e.g. majority logic).

105 **12.** Testpulses can be injected into the analogue front-end. The channels on which  
106 testpulses are sent are set by a mask for each channel. The amplitude of the testpulses is  
107 set corresponding to signals up to 100k e-, configurable via an internal DAC. The testpulse  
108 delay can be set in units of 0.5ns. The testpulses are sent out on specified bunch counter  
109 numbers (up to five), with an adjustable pre-scale factor. The testpulse signal is returned  
110 to zero at an adjustable number of bunch crossings later (one value for whole chip).

111 Digital data can be loaded corresponding to the ADC output setting 6 bit values per  
112 channel (or however many bits are used) .

113 **13.** Output over serial links. The output rate needs to be carefully estimated with  
114 the expected occupancy and output format. Previous simulation shows it is expected  
115 to be a few (probably 5) Gbit/s. More than one output link should be considered for  
116 redundancy, with automatic balancing of data if a link fails. The implementation of the  
117 high speed links needs to be considered. The GBT could be mounted on the hybrid or the  
118 fast serial links could be included in the chip. This latter option has major implications  
119 on the design and complexity of the chip.

120 **14.** Thermal performance of the chip must allow a cold start at -40C. Implementing  
121 and reading out a temperature measurement is recommended.

## 122 **5 Summary**

123 A preliminary specification for an LHCb silicon strip readout chip has been described.  
124 Initial design work for the ADC and front-end amplifier is currently proceeding according  
125 to these guidelines.