



RF Power improvement of AlGaN/GaN based HFETs and MOSHFETs

A. Fox, M. Marso

CWRF2008 CERN

Research Center Juelich?

Forschungszentrum Jülich
in der Helmholtz-Gemeinschaft



Where:

» *between Cologne >>> Aachen*

areas of research :

- » *M*aterial
- » *E*nvironment
- » *I*nformation
- » *L*ife
- » *E*nergie

» Established more than 50 years

Outline



introduction

Measurements

S-Parameter

RF-power
Load-Pull

RF-power Simulation

Modelling

DC-, S-parameter
analysis


Load-Pull
Simulation

Comparison of
simulated and measured
RF-power performance

Conclusion




Application example



AlGaN/GaN HFETs are used in rf-generators, telecommunication and other applications where power devices at higher frequencies, voltages and temperatures are needed.

AlGaN/GaN Heterostructure and 2DEG

Forschungszentrum Jülich
in der Helmholtz-Gemeinschaft



heterostructure is the layer system with different band gap material e.g. with AlGaN grown on GaN.

This 2DEG “charge plate” creates the area with very high mobility and sheet concentration of carriers

→ High Electron Mobility Transistor

Ohmic contacts are controlled by the Schottky Gate contact


Formation of 2DEG in AlGaN/GaN heterostructure

CWRF2008

How to improve power performance



Example I-V characteristic



Max. output power: $f(I_{ds}, V_{ds})$

$$P_{out} = I_{max} * (V_{breakdown} - V_{knee}) / 8$$

I_{max} increases due to increase carrier density and velocity

$V_{breakdown}$ increases e.g.
-with fieldplate technology
-wide bandgap

$$Opt. R_L = (V_b - V_s) / I_{max}$$


for increasing P_{out} an output voltage- and current increase is needed

Theory of HFETs: DC behavior



How do the **DC measures** translate into device geometry and material properties?

Drain Current (I_{ds})



the formulas tell us to:
 •charge carrier concentration ↑
 •mobility, velocity ↑

Transconductance (g_m)

absolute charge underneath the gate equals charge in active region of 2DEG:

$$qnL_G W = \epsilon_0 \epsilon_r \frac{L_G W}{h} V_{gs}$$

insertion of expression into saturated current formula...


$$I_d = qn v W$$

...yields:

$$I_d = \epsilon_0 \epsilon_r \frac{W}{h} v V_{ds}$$

differentiation yields intrinsic transconductance

$$g_m = \frac{\partial I_d}{\partial V_{ds}} = \epsilon_0 \epsilon_r \frac{W}{h} v$$



(robertson2001a)



Important for high output power:

- high breakdown field and voltage, i.e. wide bandgap
- high thermal conductivity

Important for high f_T and f_{max} :

Fast carriers (i.e. μ_0 , v_{peak} , v_{sat})


Frank Schwierz Fachgebiet
Festkörperelektronik, Technische
Universität Ilmenau, Germany

	Si	GaAs	InGaAs *	4H SiC	6H SiC	GaN
E_G , eV	1.1	1.4	0.7	3.2	3	3.4
E_{BR} , 10^5 V/cm	5.7	6.4	4	33	30	40
μ_0 , cm ² /Vs	710	4700	7000	610	340	680
v_{peak} , 10^7 cm/s	1	2	2.5-3	2	2	2.5
v_{sat} , 10^7 cm/s	1	0.8	0.7	2	2	1.5-2
κ , W/cm-K	1.3	0.5	0.05	2.9	2.9	1.2



HFET performance improvement

Forschungszentrum Jülich
in der Helmholtz-Gemeinschaft



degradation of dc and
transport properties due to
long S_D distance




*Juraj Bernat „Fabrication and
characterisation of AlGaN HEMT“ (Diss
`2005@RWTH Aachen)

Enlarging of the Source - Drain distance is limited

HFET performance improvement

Forschungszentrum Jülich
in der Helmholtz-Gemeinschaft



Fieldplate technology:



- ⇒ Known since 1969 on Si
- ⇒ Higher breakdown voltage
- ⇒ Different electric field distribution between Gate and Drain



*Juraj Bernat „Fabrication and characterisation of AlGaN HEMT“
(Diss `2005@RWTH Aachen)

Performance improved by Fieldplate technology on AlGaN-HEMT

Fieldplate Technology - Results



Simulation: by ATLAS, Silvaco

*Juraj Bernat „Fabrication and characterisation of AlGaN HEMT“ (Diss `2005@RWTH Aachen)

Confirmed by: A. Koudymov, IEEE Electr. Device L. 26, Oct. 2005



Increase of the output power is due to modification of the electric field on GaN cap

Experiment



- Simultaneous fabrication of unpassivated & passivated SiC/GaN/AlGaN HFETs and MOSHFETs:
- 10 nm SiO_2 layer for passivated HFETs and MOSHFETs (PECVD),
- $L_G=0.3\text{-}0.9 \mu\text{m}$, $L_W=200 \mu\text{m}$ (2-fingers),

→ Gero Heidelberger:
Technology related issues regarding
fabrication




HFET- technology

Forschungszentrum Jülich
in der Helmholtz-Gemeinschaft




- Mesa etching
 - ECR RIE or Ar⁺ sputter
 - Depth: 250 ~ 300 nm
- Ohmic contacts
 - Ti/Al/Ni/Au
 - Annealing: 850°C, 30sec
- Schottky contacts
 - Ni/Au
- Pads
 - Ti/Au



Fabrication of our HFET Devices


Hetero Field Effect Transistor

Forschungszentrum Jülich
in der Helmholtz-Gemeinschaft



HFET Layout


SEM picture of AlGaN/GaN HFET
 $w_g=200 \mu\text{m}$
 $L_g=0.3 \mu\text{m}$



SEM picture of AlGaN/GaN HFET with
airbridge technology >> increasing I_{\max}

Detailed view of HFET Device as fabricated in our lab
prepared for on-wafer measurements with 100 μm pitch

Outline



S-parameter Measurement System


Forschungszentrum Jülich
in der Helmholtz-Gemeinschaft



- Important for microwave design and characterization
- Basics for parameter extraction and simulation
- Our measurement system:
 - Frequency up to 110 GHz
 - Network Analyzer
 - On wafer measurements
 - Control System and Calibration (LRM)

110 GHz Measurement System

Forschungszentrum Jülich
in der Helmholtz-Gemeinschaft




HP8510XF NWA-System:

- Network Analyser HP8510C
- RF source 45 MHz 50GHz
- Synth. sweeper HP 83651
- LO source 45MHz to 20GHz
- Synth. Sweeper HP 83621
- mm-wave controller
- Cascade probestation
- Connectors: 1 mm coaxial
- Coplanar Probetips 110 GHz
- LRM Calibration , attenuation

We are well prepared for high quality s-parameter measurements

Results of S-parameter measurements




drain source voltage: 20V
gate length: 500 nm
 SiO_2 layer thickness: 10nm

cut off frequency (f_t) is the frequency where current gain $h_{21}=0$ [db]


MOSHFETs show significantly higher cut off frequencies

Variation of f_t vs. gate length




Higher cut-off frequencies (f_t) are observed for MOSHFETs for all kinds of gate lengths. f_t increases with decreasing gate lengths.

Outline



RF-Power measurement




Load Pull Measurement System

Microwave Tuner System
slotted coaxial line
computer controlled slug
Tuner cal.
deembedding
Focus Microwave


RF-Power measurement system

Forschungszentrum Jülich
in der Helmholtz-Gemeinschaft



Large signal measurements were performed on wafer at 7 GHz by source and load pull measurements

Load pull measurement




Power performance will increase with further increase of V_{ds} for passivated HFET

Power measurement at different SiO₂ layer




Comparison of P_{out} for HFET and MOSHFET with different SiO₂ dielectric layer
@ 7 GHz



Performance improvement by optimising the dielectric layer thickness


Comparison of Power measurements



SiO_2 layer thickness: 10nm
 $W_G = 200 \mu\text{m}$, $L_G = 0.7 \mu\text{m}$
 $f = 7 \text{ GHz}$
 $V_g = -2.5 \text{ V HFET}$
 $V_g = -2.5 \text{ V passiv. HFET}$
 $V_g = -7 \text{ V MOSHFET}$

The RF output power increases from 2.9 W/mm (HFET) to 6.7 W/mm (MOSHFET) with no fieldplate implemented


Outline



Modelling





Equivalent circuit for the AlGaN/GaN MOSHFET



C_{gs} and g_m change with the dielectric layer

Extracted Parameters C_{gs} , g_m

Forschungszentrum Jülich
in der Helmholtz-Gemeinschaft



From theory: $g_m = \frac{\partial I_d}{\partial V_{ds}} = \epsilon_0 \epsilon_r \frac{W}{h} v$


v_{sat} increases with passivation

C_{gs} decreases for MOSHFETs due to additional SiO_2 layer

Modelling



Comparison of g_m/C_{gs} ratio




g_m/C_{gs} is in agreement with the increase of cut off frequency from h_{21} for the MOSHFET compared to HFET

Modelling




Comparison of measurements and model


S11




S12



S21



S22



MOSFET

$V_g = -1V$

$V_{ds} = 19V$


Frequency: 2 to 50GHz

Measurement: blue curves
Model: red curves

Parameter extraction
done by *TOPAS, IMST*

Good agreement between measurement and optimized model

Outline



DC analysis


Forschungszentrum Jülich
in der Helmholtz-Gemeinschaft





DC design circuit

DC simulator bias sweep

DUT with the modeled parameters



DC analysis: Results




The curves are comparable to DC-measurements and reflect the intrinsic behavior

S-parameter analysis



S-parameter design circuit




VAR	VAR1
VG =-2	VD =16

VAR	VAR2
Lg =0	Rg =0
Ld =0	Rd =0
Ls =0	Rs =0

VAR	VAR3
Rg =0	Rd =0
Rs =0	

S-parameter simulator frequency sweep



DUT




T_j T_i
 L_1 L_2
 $L=L_g \text{ nH}$ $L=L_d \text{ nH}$
 $R=R_g \text{ Ohm}$ $R=R_d \text{ Ohm}$
 L_3
 $L=L_s \text{ nH}$
 $R=R_s \text{ Ohm}$

S-parameter analysis

Forschungszentrum Jülich
in der Helmholtz-Gemeinschaft




Comparison of Transistor Scattering Parameters



measured: red curves —————
simulated: blue curves —————

different fitting at dif. biaspoints
needs further optimazation
@that working point

Outline



Load-pull simulation

Forschungszentrum Jülich
in der Helmholtz-Gemeinschaft



- Specifying and generating desired load and source reflection coefficients (impedance)
- Biasing the device and running a simulation
- Calculating desired responses (delivered power, PAE, etc.)

Load pull simulation




Load- Pull design circuit

One Tone Load Pull Simulation;
output power and PAE found at
each fundamental load impedance


Data Display Window:
DISP_HB_1Tone_LoadPull

ADS © Agilent



Load pull simulation varies the load reflection coefficient presented to a device...

Load pull simulation



Set Delivered Power contour step size (dB) and PAE contour step size (%), and number of contour lines

Eqn $P_{del_step}=0.5$

Eqn $PAE_step=4$

Eqn $NumPAE_lines=5$

Eqn $NumPdel_lines=5$

Maximum Power-Added Efficiency, %

40.84

Maximum Power Delivered, dBm

25.67

This data shows the simulation results when the reflection coefficient is the value selected by the marker's location.

...to find the optimal value to maximize power or PAE, etc.

Load pull simulation


Forschungszentrum Jülich
in der Helmholtz-Gemeinschaft



Harmonic Balance simulator
Input power sweep


Matched
Input impedance

Matched
Output impedance




Non linear circuit simulation results in P_{out} and PAE of the DUT

Outline



Comparison of simulated and measured PAE


Forschungszentrum Jülich
in der Helmholtz-Gemeinschaft



MOSHFET,
 SiO_2 thickness:
10nm

Curves are acceptable between measurement and simulation of PAE

Comparison of simulated and measured output power



MOSHFET,
 SiO_2 thickness:
10nm

Good agreement between measurement and simulation of P_{out}

Conclusion

Forschungszentrum Jülich
in der Helmholtz-Gemeinschaft



- Increase of RF-performance by introduction of the MOSHFET-technology.
 - *MOS-HFET superior to unpassivated and passivated HFET regarding DC-, RF-, and power-performance.*
- Increase of output power, PAE and cut-off frequency.
- Simulations verify the measured large signal results.
- Further work: alternative dielectric material and additional fieldplate implementation



Thank you!



ENDE Vortrag

Forschungszentrum Jülich
in der Helmholtz-Gemeinschaft




RF-Power measurement (Load-Pull)

Forschungszentrum Jülich
in der Helmholtz-Gemeinschaft




Comparison of RF-Power performance for passivated HFET and MOSHFET

HFET



MOSHFET



Matched @ max-Pout
PAE = $(P_{\text{out}} - P_{\text{in}})/P_{\text{dc}}$

MOSHFETs show significantly higher output Power and PAE


Load pull simulation

Forschungszentrum Jülich
in der Helmholtz-Gemeinschaft




Load-Pull design circuit

Harmonic Balance
Input power sweep




Non linear circuit simulation results in P_{out} and PAE of the DUT

Load pull simulation



Detail circuit of Load-Pull
design circuit

Load pull simulation




Load pull simulation varies the load reflection coefficient presented to a device...
...to find the optimal value to maximize output-power

Modeling




From physical structure to equivalent circuit



CV-measurement





Forschungszentrum Jülich
in der Helmholtz-Gemeinschaft



Modeling



Comparision of measured and simulated S-Parameter



Output Power




$$P_{out.lin}^{dc} = \frac{I_d^{sat} (V_{br} - V_{knee})}{8}$$

$$P_{out.sat}^{dc} = \frac{I_d^{sat} (V_{br} - V_{knee})}{8} \cdot \frac{16}{\pi^2}$$

To reach maximum P_{out} :



- High I_d^{sat}
- High V_{br}
- Small $V_{knee} \Rightarrow$ Small R_s



increased output power by increasing I_d and U_d

Reduction of Gate Leakage Current

Forschungszentrum Jülich
in der Helmholtz-Gemeinschaft



MOSHFET using 11nm thick SiO_2 gate isolation:

- 30% increase of the drain saturation current
- Reduction of gate leakage current from 10^{-6} to 10^{-10} A/mm

*Juraj Bernat „Fabrication and characterisation of AlGaN HEMT“


(Diss `2005@RWTH Aachen)

CWRF2008

55

Wide bandgap semiconductors

Forschungszentrum Jülich
in der Helmholtz-Gemeinschaft



Common semiconductors

E_G around 1 eV

Si $E_G = 1.1$ eV

GaAs $E_G = 1.4$ eV

Wide bandgap semiconductors

$E_G > 2$ eV

4H SiC $E_G = 3.2$ eV

6H SiC $E_G = 3.0$ eV

GaN $E_G = 3.4$ eV

AlN $E_G = 6.1$ eV

AlGaN $E_G = 3.4 \dots 6.1$ eV

C $E_G = 5.5$ eV

Narrow bandgap semiconductors

$E_G \ll 1$ eV

InAs $E_G = 0.35$ eV

InSb $E_G = 0.17$ eV


SiC and GaN based Transistors

Forschungszentrum Jülich
in der Helmholtz-Gemeinschaft



Cree, Inc : Pout= 32.2 W/mm, PAE= 54,8%, Fe_doped and Field plate
GaN HEMT @10GHz Pout=4.1W/mm, PAE=72%

Heterostructure and 2DEG



A heterostructure is the layer system where two semiconductors with different band gaps E_g are grown one on the other

In the thermodynamical equilibrium, when both semiconductors are "connected" together, the Fermi-level energy (E_F) of the Semiconductor I and Semiconductor II must be in the line what cause the discontinuity in the conductance (E_C) and valence (E_V) band and the band bending. This results in the formation of the triangular quantum well where carriers are fixed in one axis and the 2DEG is formed.