

Fabrication of back-illuminated, fully depleted charge-coupled devices

S.E. Holland, K. Dawson, N.P. Palaio, N.A. Roe, and G. Wang

Lawrence Berkeley National Laboratory, 1 Cyclotron Road, Berkeley, CA 94720

Abstract

We describe a fabrication strategy to produce fully depleted, back-illuminated charge-coupled devices (CCDs). Wafers are partially processed at a commercial foundry using standard processing techniques. The wafers are then thinned to the final desired thickness, and the processing steps necessary to produce back illuminated devices are performed in our laboratory. The CCDs are then probed at wafer level, and we describe our techniques to screen for gate insulator flaws as well as defects on the back side of the wafer that are important for fully depleted devices.

Key words: charge-coupled device, fully depleted, high resistivity silicon

PACS: 85.30.De, 85.40.-e, 85.60.Gz

1 Introduction

Large format, scientific charge-coupled devices (CCDs) are the detector of choice for imaging and spectroscopy at UV and visible wavelengths for ground- and space-based astronomy. For wide-field imaging it is necessary to have a large focal plane consisting of arrays of scientific CCDs. As an example of an existing camera, the MegaCam imager at the Canada-France-Hawaii Telescope consists of 40, 2048×4162 ($13.5 \mu\text{m}$ pixel) CCDs [1]. Larger focal plane arrays are proposed, including the Subaru Telescope HyperSuprime camera with plans for $176 \times 2048 \times 4096$ ($15 \mu\text{m}$ pixel) CCDs [2], and the Large Synoptic Survey Telescope camera where approximately 200 imagers are required [3].

In order to realize this major increase in pixel counts, it is necessary to develop robust CCD fabrication methods that result in high yield. Cost is a consideration given that the present-day price of scientific CCDs is approximately \$50–100k per $2\text{k} \times 4\text{k}$ CCD.




Fig. 1. a) Cross-sectional drawing of the CCD described in this work. The cross section was generated by the process simulator TSUPREM4 [5]. b) Simplified cross section and the equivalent circuit.

In this work we describe fabrication techniques used at the Lawrence Berkeley National Laboratory (LBNL) to fabricate scientific CCDs. The CCDs developed at LBNL are fabricated on high-resistivity silicon, and as a result relatively thick, fully depleted devices are realized [4]. We have demonstrated that the processing necessary to produce back-illuminated CCDs can be done at the wafer level and in batches of multiple wafers. This allows for high throughput and good repeatability since the processing steps are done nearly simultaneously for the batch.

2 Fully depleted CCD operating principles and fabrication

Figure 1 a) shows a cross-sectional drawing generated from the process simulation program TSUPREM4 [5] of the fully depleted, back-illuminated CCD described in this work. The CCD thickness, typically 200–300 μm , results in improved near-infrared response when compared to standard scientific CCDs that are thinned to 20 μm thickness and below. The CCDs are fully depleted by the use of a substrate bias voltage. This results in a spatial resolution that can be controlled via CCD thickness, substrate bias voltage, and operating temperature. Figure 1 b) shows a simplified cross section and an equivalent circuit. Since the substrate capacitance $C_{sub} = \epsilon_{Si}/y_N$ for a thick device is much less than C_{eq} , the series combination of the p channel and gate insulator capacitance, the substrate bias voltage has little effect on the potential in the CCD channel. y_N is the substrate thickness and ϵ_{Si} is the permittivity of silicon. Therefore this type of CCD can be operated over a wide range of substrate bias voltages, and we have demonstrated operation of both 200 and 650 μm thick CCDs at voltages as high as 200V [6].

The buried-channel, three-phase CCD is fabricated in a 150 mm wafer, triple-polysilicon process with a minimum feature size of 2.5 μm . Most of the fabrication is done at a commercial foundry. The advantages of working with a



Fig. 2. Photographs of processing equipment at the LBNL MicroSystems Laboratory. a) Photograph of the projection aligner used to print patterns on 150 mm diameter wafers. b) Photograph of high-temperature furnaces used to oxidize silicon, deposit thin films, and anneal 150 mm diameter silicon wafers.

commercial foundry include fast turnaround, good repeatability from run to run, access to a large number of process steps, and economies of scale.

However, fabrication of back illuminated CCDs requires deviations from typical silicon processing. Science requirements often dictate a wafer thickness that is not the same as the standard wafer thickness used in the foundry. For example, spatial resolution requirements for the SuperNova Acceleration Probe [7] require a wafer thickness of approximately $200\ \mu\text{m}$, which is to be compared to the standard 150 mm wafer thickness of $675\ \mu\text{m}$. Such a wide range of thickness usually exceeds the limits over which standard photolithography equipment can achieve proper focus. In addition, although in our experience $200\ \mu\text{m}$ thick, 150 mm wafers are fairly robust to breakage, some care is required in wafer handling. Because of these considerations we have found it necessary to develop in-house the technologies necessary to produce fully depleted, back-illuminated CCDs.

The fabrication work at LBNL is done at the MicroSystems Laboratory (MSL), a Class 10 clean room. The wafers are processed through 8 of the 11 photomasking steps at the commercial foundry. A small number of wafers are then completed at the foundry for quality control purposes, with the remaining wafers sent to our laboratory. The latter are then sent to a commercial vendor where they are thinned to the desired final thickness. In addition to thinning, the wafer back sides are polished to a prime wafer finish at this step. Since the thinned wafers will go through photolithography steps, it is a requirement that the wafers be sufficiently flat after the thinning process. We typically achieve a total thickness variation of $8\ \mu\text{m}$ or better after thinning, which is compatible with the $12\ \mu\text{m}$ depth of focus for the projection aligner

shown in Fig. 2 a).

After thinning the wafers are returned to LBNL and a thin in-situ doped polysilicon (ISDP) layer is deposited to form the back side n^+ contact shown in Fig. 1. This layer must be thin for good blue and UV response but also must be able to tolerate full depletion without an increase in dark current. The typical thickness is 20–25 nm. This layer is deposited by low-pressure, chemical-vapor deposition at 650 °C in a horizontal reactor furnace (Fig. 2 b)).

After the ISDP deposition step the back sides of the wafers will come into contact with automatic wafer handling equipment. Mechanical damage to the polished back surface of the wafers can lead to high dark current, especially if the damage extends beyond the back side n^+ contact and into the depletion region. In addition, particles and residue from the various chucks and wafer handlers can imprint patterns onto the back surface of the CCD that are then visible in CCD images. As a result of these issues we have modified wafer chucks and handlers that contact the back surface of the wafers. This includes the use of wear-resistant Vespel® [8] and other compatible materials in wafer handlers. Silicone in particular is to be avoided as we have found that residues from this material are very difficult to remove from the back surface of the wafers. Despite these efforts, mechanical removal of back side particles from wafer handling is still necessary to avoid the imprinting of patterns onto the wafers. This is accomplished by mechanical scrubbing of the back sides of the wafers in a liquid solution.

After the thin ISDP layer is removed from the front surface of the wafer by plasma etching, the first lithography step is performed on the thinned wafers. In order to match the lithography equipment at the commercial foundry, alignment verniers are included at 4 locations on the wafer. Layer to layer registration measurements are taken on the verniers, and alignment errors including translation, magnification, and skew can be corrected for. Once this is done the alignment errors are typically smaller than 0.5 μm .

The remainder of the processing includes contact and metal photolithography and etching, alloying of contacts, and deposition of back side anti-reflection coatings by radio-frequency sputtering.

We have found that plasma etching of the contact openings in SiO_2 is one of the more difficult steps in the process. CCDs have large gate electrode areas and are susceptible to plasma damage. We have utilized commercially available plasma monitor wafers to assist in the development of low-damage etch processes [9].

Column	ADU above Median			% blockage
	Vsub	Parallel	1s Dark	
1033.00	-1.00000	-1.00000	-1.00000	98.4877
1366.00	-1.00000	-1.00000	-1.00000	99.5258
1503.00	202.361	148.858	135.586	-1.00000
1504.00	243.408	160.445	153.816	-1.00000
1531.00	-1.00000	-1.00000	-1.00000	76.2572
1807.00	-1.00000	36597.3	-1.00000	-1.00000
1808.00	-1.00000	46250.1	-1.00000	-1.00000
1809.00	-1.00000	13773.1	-1.00000	-1.00000
2324.00	248.303	211.263	200.207	-1.00000




Fig. 3. a) Printout from the automated wafer probing analysis software for 2048×4096 ($15 \mu\text{m}$ pixel) CCD 114512-21-1. b) Median-filtered dark image taken on CCD 114512-21-1 with a 1 second integration time at -45°C and at nominal operating voltages. c) Median-filtered dark image taken on CCD 114512-21-1 with a 1 second integration at -45°C and at elevated vertical clock voltages.

3 CCD screening tests

Once the wafers are fabricated they are initially screened for defects in a probe station. The CCDs are tested at typically -45°C in the dark at nominal voltages followed by separate screening tests at elevated substrate and vertical clock voltages. The latter two tests take advantage of the exponential electric field dependence of dark current for both back side [6] and gate insulator defects [10]. Three images are taken at each test condition, and median filtering is used to remove cosmic ray and background radiation artifacts.

After the automated data taking, analysis software is run on the image files. Figure 3 shows an example printout from the analysis software as well as CCD dark images taken at -45°C on the probe station. The table entries that are not “-1” report CCD columns where the measured charge anywhere in the column exceeds 100 analog to digital units (ADU) over the mean for the entire CCD. The “1s dark” column denotes testing at nominal voltages, and “Vsub” and “Parallel” report results for elevated substrate and vertical clock levels, respectively. For this particular CCD, a defective region is seen when the vertical clock levels are increased from the nominal values (Fig. 3 c). From the printout it is seen that columns 1807–1809 are affected by this defect. This type of defect is of particular consideration since degradation over time is likely, resulting in long-term reliability concerns [10].

As a result of these efforts we have been able to identify particular steps in the process that can lead to yield loss and are investigating alternative techniques to improve the yield.

4 Acknowledgements

The authors acknowledge Armin Karcher for CCD test hardware development, Juhi Saha for test software development, and John Emes for CCD testing. This work was sponsored by the United States Department of Energy under contract No. DE-AC02-05CH11231.

References

- [1] O. Boulade *et al*, “MegaCam: the new Canada-France-Hawaii Telescope wide-field imaging camera,” *Proc. of SPIE*, **4841**, 72, 2003.
- [2] S. Miyazaki *et al*, “HyperSuprime: project overview”, *Proc. of SPIE*, **6269**, 62690B-1, 2006.
- [3] J.C. Geary, “The LSST sensor technologies studies,” *Proc. of SPIE*, **6276**, 627601-1, 2006.
- [4] S.E. Holland, D.E. Groom, N.P. Palaio, R.J. Stover, and M. Wei, “Fully depleted, back-illuminated charge-coupled devices fabricated on high-resistivity silicon,” *IEEE Trans. Elec. Dev.*, **50**, 225, 2003.
- [5] TSUPREM4 Version X-2005.10-0, Synopsis, Inc., Mountain View, CA.
- [6] S.E. Holland *et al*, “High-voltage-compatible, fully depleted CCDs,” *Proc. of SPIE*, **6276**, 62760B-1, 2006.
- [7] G. Aldering *et al.*, “Overview of the Supernova/Acceleration Probe (SNAP),” *Proc. of SPIE*, **4835**, pp. 146–157, 2002.
- [8] Vespel® is a registered trademark of Dupont, Inc., <http://www.vespel.com>.
- [9] W. Lukaszek, “Use of EEPROM-based sensors in investigating physical mechanisms responsible for charging damage,” *Reliability Physics Symp. Proc.*, 346, 2002.
- [10] I.C. Chen, S. Holland, and C. Hu, “Electrical breakdown in thin gate and tunneling oxides,” *IEEE Trans. Elec. Dev.*, **32**, 413, 1985.