

# Monolithic Integration of Detectors and Transistors on High-Resistivity Silicon

G.-F. Dalla Betta<sup>1</sup>, G. Batignani<sup>2</sup>, L. Bosisio<sup>3</sup>,  
M. Boscardin<sup>4</sup>, P. Gregori<sup>4</sup>, C. Piemonte<sup>4</sup>,  
L. Ratti<sup>5</sup>, G. Verzellesi<sup>6</sup>, N. Zorzi<sup>4</sup>

<sup>1</sup> INFN Trento and University of Trento, Italy

<sup>2</sup> INFN Pisa and University of Pisa, Italy

<sup>3</sup> INFN Trieste and University of Trieste, Italy

<sup>4</sup> ITC-irst, Trento, Italy

<sup>5</sup> INFN Pavia and University of Pavia, Italy

<sup>6</sup> INFN Trento and University of Modena/Reggio Emilia, Italy



## Outline

- Introduction
- Process development at ITC-irst
- Transistor description:
  - n-JFET (tetrode, triode)
  - n-MOSFET
  - nnp BJT
- Experimental results
- Conclusions

## Introduction

- Front-end electronics embedded on the detector substrate can provide **better noise performance and easier assembly**, at the expense of process complexity and cost
- Normally **worth for low capacitance detectors only**
- **Pioneering work** in this field dates back to late 80's:
  - ✓ **MPI Munich & BNL** (for drift detectors),
  - ✓ **LBNL** (detector compatible CMOS process for pixels)
- Most successful developments: fully depleted CCDs and

DEPFET → talk by J.Velthuis

## Process development at ITC-irst

- It all started as a **major technological challenge**: first step toward becoming a **primary technological partner for INFN**
- The process development went on in the framework of **few national projects** (INFN and MIUR), mainly device oriented
- When device performance improved, we could **start to identify suitable applications**
- Current activity is oriented to:
  - $\gamma$ -ray scintimammography (**PIN diode + tetrode JFET**)
  - X-ray imaging (**JFET-MOSFET active pixels**)
  - Radon monitoring (**BJT**)


## Fabrication technology overview

1. Starting material: HR Si, 4", <111>, n-type
2. P-doped poly-Si gettering (back-side)
3. Deep implantations (p-well, n-channel)
4. Active area & poly-Si (low- and high-doping)
5. Shallow implantations
6. Interconnections (metal 1, metal 2)


■ Standard steps

■ Dedicated steps


## 2 options (different doping profiles)



a) JFET




b) BJT (by product)



# Process parameters

Data from last batch  
(JSD6, 2006)





| Parameter                   | Typical Range                              |
|-----------------------------|--|
| Subst. doping concentration | $2 - 5 \times 10^{11} \text{ cm}^{-3}$     |
| Full depletion voltage      | 15 – 30 V                                  |
| Leakage current density     | 0.15 – 0.75 $nA/cm^2$                      |
| Generation lifetime         | 50 – 250 ms                                |
| Surface generation velocity | 5 – 15 cm/s                                |
| Field oxide charge density  | $3.5 - 4.0 \times 10^{11} \text{ cm}^{-2}$ |



Additional steps do not degrade the process quality

# Transistors: tetrode n-JFETs

Enclosed layout



100/6

( $L_{\min}=6\mu\text{m}$ ): it needs contact on top-gate




# Tetrode JFET ( $W/L=100\mu\text{m}/6\mu\text{m}$ )


Allows for independent top-gate and bottom-gate control

Transfer characteristics in saturation region ( $V_{ds}=3\text{V}$ )

### Top-gate modulation




### Bottom-gate modulation




# Tetrode JFET ( $W/L=100\mu\text{m}/6\mu\text{m}$ )

Output characteristics ( $V_{bg}=0$ )




Input capacitance ( $V_{bg}=0$ )




Low capacitance can match small area detectors

# Detector head for scintimammography





Front side: 8x8 PIN+JFET array (pitch 2mm)  
Tetrode JFET as CSA input transistor



Bump bonding to ASICs via LTCC interconnection

Back side:



CsI(Tl) scintillator + ARC



# Transistors: triode n-JFETs


Stripe interdigitated layout ( $L_{\min}=4\mu\text{m}$ )

Top-gate & Bottom-gate shorted at the implant level




# Triode JFET ( $W/L=1000\mu\text{m}/4\mu\text{m}$ )

Transfer characteristics ( $V_{ds}=3\text{V}$ )




Input capacitance




Due to bottom gate contribution, larger transconductance, but also larger capacitance (and gate current)

# Triode JFET ( $W/L=1000\mu\text{m}/4\mu\text{m}$ )

Noise spectrum ( $V_{ds}=3\text{V}$ )




White noise ( $V_{ds}=3\text{V}$ )



White noise close to theoretical value (normal  $R_{GG'}$ ),  
Very good low-frequency noise behavior


# Benchmark: JFET-based CSA

Monolithic part



+ external passive components

Equivalent Noise Charge  
(with 8<sup>th</sup> order semigaussian  
unipolar shaper)





Good ENC, in spite of large  $C_{stray}$  from the test board



# Transistors: n-MOSFETs

Enclosed layout ( $L_{\min}=4\mu\text{m}$ )


S&D self-aligned to poly-Si gate.






# NMOS ( $W/L=125\mu\text{m}/5\mu\text{m}$ )

Transfer characteristics  
( $V_{ds}=0.1\text{V}$ )







Output characteristics





Static characteristics are good enough to implement basic circuit functions


# Example: current mirror



# Fully integrated CSA






# Active pixel arrays (1)



## On pixel (3T-like APS)

- P-well/substrate detector
- Punch-through Reset
- Address: M1
- Source follower: J1
- Column pull-down: J2
- Readout: DDS stage

# Active pixel arrays (2)




Only one collecting electrode




# Transistors: npn BJTs


Two emitter profiles and different layouts possible



Emitter area  $0.01\text{mm}^2$



# Deep emitter npn BJT ( $A_E=0.01\text{mm}^2$ )




Very high gain  
 (~600) allows for radiation  
 detection with a simple setup  
 (load resistor only) ...



... but it needs bias to obtain a  
 time constant of ~ 10s of  $\mu\text{s}$ .

$$\Delta I_E = \frac{\beta \cdot Q_0}{\tau} \cdot \exp\left(-\frac{t}{\tau}\right)$$


$$\tau = (C_{be} + C_{bc}) \cdot r_{be} + \beta \cdot C_{bc} \cdot R_L$$



# $\alpha$ particle counter



$\alpha$  particles from  $^{239}\text{Pu}$   
source (with  $150\text{ k}\Omega R_{load}$ )



Interesting for Radon monitoring with an  
extremely simple setup



## Conclusions


- We have reported on recent results from the development of detector-compatible transistors at ITC-irst
- Devices feature good characteristics that are promising in view of full detector system implementations
- With last batch, we have started to focus on some applications
- The prototype functional tests are under way
- The technology is available to interested application-oriented partners

## **Additional slides**


# Radiation damage effects

Single JFETs (1000/4) irradiated with neutrons

Gate current  
( $V_{gs}=0$ ,  $V_{ds}=3V$ )



Noise spectrum  
( $I_d=250\mu A$ ,  $V_{ds}=3V$ )





Increase of gate current (proportional to fluence)

Lorentzian noise contributions appear

# Irradiated CSA: ENC prediction

Based on input JFET characteristics (1000/4)




Minor effect of Lorentzian noise




Large effect of gate current increase and related need of lower R<sub>F</sub> value

➡ Should be better with tetrode JFET (lower current from top-gate alone)

# BJT biasing: pnp BJT



Allows for multi-element current biasing (current mirror)



IR laser pulses @ different  $V_{contr}$  (with  $20k\Omega R_{load}$ )