




# Monolithic Pixel Detector in a $0.15\mu\text{m}$ FD-SOI Technology

*STD6, Carmel, Sep. 12, 2006*

Yasuo Arai (KEK)


KEK Detector Technology Project : [SOIPIX Group]

Y. Arai, Y. Ikegami, H. Ushiroda,  
Y. Unno, O. Tajima, T. Tsuboyama,  
S. Terada, M. Hazumi, H. Ikeda<sup>A</sup>,  
K. Hara<sup>B</sup>, H. Ishino<sup>C</sup>, T. Kawasaki<sup>D</sup>,  
Gary Varner<sup>E</sup>, Elena Martin<sup>E</sup>, Hiro Tajima<sup>F</sup>,  
M. Ohno<sup>G</sup>, K. Fukuda<sup>G</sup>, H. Komatsubara<sup>G</sup>, J. Ida<sup>G</sup>  
KEK, JAXA<sup>A</sup>, U. Tsukuba<sup>B</sup>, TIT<sup>C</sup>,  
Niigata U.<sup>D</sup>, U. Hawaii<sup>E</sup>, SLAC<sup>F</sup>, OKI Elec. Ind. Co.<sup>G</sup>



## OUTLINE



1. Introduction
2. SOI Pixel Process
3. Pixel TEG
4. Back Gate Effect
5. Next Submission Plan
6. Summary




# 1. Introduction

## Feature of SOI (Silicon-On-Insulator)

- A thin layer (~40nm) of Si isolated with SiO<sub>2</sub> (no parasitic PNPN structure).
- Lower parasitic capacitance : (higher speed and lower power over bulk CMOS)
- Small charge generation in active transistor area. (small SEE cross section)




**Bulk CMOS**



**SOI CMOS**


# SOI Wafer Fabrication (UNIBOND™, SOITEC)

- ① Initial silicon wafers A & B
- ② Oxidation of wafer A to create insulating layer
- ③ Smart Cut ion implantation induces formation of an in-depth weakened layer
- ④ Cleaning & bonding wafer A to the handle substrate, wafer B
- ⑤ Smart Cut - cleavage at the mean ion penetration depth splits off wafer A
- ⑥ Wafer B undergoes annealing, CMP and touch polish => SOI wafer complete
- ⑧ Split-off wafer A is recycled, becoming the new wafer A or B




## 2. SOI Pixel Process

Process	0.15 $\mu\text{m}$ Fully-Depleted SOI CMOS process, 1 Poly, 5 Metal layers (OKI Electric Industry Co. Ltd.).
SOI wafer	Wafer Diameter: 150 mm $\phi$ , Top Si : Cz, $\sim 18 \Omega\text{-cm}$ , p-type, $\sim 40 \text{ nm}$ thick Buried Oxide: 200 nm thick Handle wafer: Cz, $> 1\text{k} \Omega\text{-cm}$ ( <i>No type assignment by supplier</i> ), 650 $\mu\text{m}$ thick (SOITEC)
Backside	Thinned to 350 $\mu\text{m}$ , and plated with Al (200 nm).







## 2. Diode TEG

### Metal contact & p+ implant




# p-n junction I-V characteristics




Substrate is n type.  
~700  $\Omega$ -cm  
(~6 x 10<sup>12</sup> cm<sup>-3</sup>)

# 3. Pixel TEG




**CMOS Active Pixel Sensor Type**  
 20 µm x 20 µm  
 32 x 32 pixels





# Pixel Layout




Window for Light  
Illumination  
(5.4 x 5.4 μm<sup>2</sup>)

p+ junction


Storage Capacitance  
(100 fF)

# Pixel I-V characteristic


$V_{\text{break}} \sim 100 \text{ V}$



## Hot Spot observed with infrared camera






$I = 40 \mu\text{A}, T = 1 \text{ min}$




corner of the bias ring

→ Smooth the corner and move the ring inward at next submission.


# Photo Image



# $\beta$ -ray ( $^{90}\text{Sr}$ ) Signals




$\beta$ -ray




$$V_{sense} = \frac{Q}{C} \approx \frac{0.6 \text{ fC}}{8 \text{ fF}} = 70 \text{ mV}$$

$V_{det} = 10 \text{ V}$   
 $W_{depletion} \sim 44 \text{ } \mu\text{m}$   
 $Q \sim 3500 \text{ e (0.6 fC)}$




Expected signal amplitude was observed for  $\beta$ -ray.



### 3. Back Gate Effect




#### NMOS Threshold Variation



#### PMOS transistor





Substrate Voltage act as Back Gate, and change transistor threshold.



Consistent with SPICE simulation.

# Back Bias Simulation and p+ location

ENEXSS : 3D TCAD Simulator



Backbias (0-100 V)

Back Gate effect can be reduced by placing p+ implant near transistors.

# 5.Next Submission Plan

Next submission is our own **Multi Project Wafer** run.

Design Dead line ~ Dec. 5

Chip Delivery ~ End of Next March

**!! Space is still available !!**  
**2.5 x 2.5 mm<sup>2</sup> space ~ \$18k**





## 6. Summary

- A first SOI Pixel Detector (32 x 32 pixel with 20 um x 20um size) was successfully fabricated and tested.
- The detector has sensors in high-resistive Si and CMOS circuit in low-resistive Si.
- The detector is fabricated in a commercial 0.15 μm SOI CMOS process with 3 additional masks.
- Good images 'KEK06' with red laser light are taken.
- Signal for β-ray from <sup>90</sup>Sr is observed.
- Break down voltage of present sensor is about 100V and hot spot is identified.
- Back gate effect was observed. It is consistent with SPICE simulation, and studied with ENEXSS simulator.
- p+ implant near transistor greatly reduce the back gate effect.
- Next submission is scheduled in beginning of December.