




Monolithic Pixel Detector in a 0.15μm FD-SOI Technology

STD6, Carmel, Sep. 12, 2006

Yasuo Arai (KEK)


KEK Detector Technology Project : [SOIPIX Group]

Y. Arai, Y. Ikegami, H. Ushiroda,
Y. Unno, O. Tajima, T. Tsuboyama,
S. Terada, M. Hazumi, H. Ikeda^A,
K. Hara^B, H. Ishino^C, T. Kawasaki^D,
Gary Varner^E, Elena Martin^E, Hiro Tajima^F,
M. Ohno^G, K. Fukuda^G, H. Komatsubara^G, J. Ida^G
KEK, JAXA^A, U. Tsukuba^B, TIT^C,
Niigata U.^D, U. Hawaii^E, SLAC^F, OKI Elec. Ind. Co.^G



OUTLINE



- 1. Introduction**
- 2. SOI Pixel Process**
- 3. Pixel TEG**
- 4. Back Gate Effect**
- 5. Next Submission Plan**
- 6. Summary**



1. Introduction


Feature of SOI (Silicon-On-Insulator)

- A thin layer (~40nm) of Si isolated with SiO_2 (no parasitic PNPN structure).
- Lower parasitic capacitance :
(higher speed and lower power over bulk CMOS)
- Small charge generation in active transistor area. (small SEE cross section)



Bulk CMOS


2006.9.12 yasuo.arai@kek.jp (STD6)



SOI CMOS


SOI Wafer Fabrication(UNIBOND™, SOITEC)

- ① Initial silicon wafers A & B
- ② Oxidation of wafer A to create insulating layer
- ③ Smart Cut ion implantation induces formation of an in-depth weakened layer
- ④ Cleaning & bonding wafer A to the handle substrate, wafer B
- ⑤ Smart Cut - cleavage at the mean ion penetration depth splits off wafer A
- ⑥ Wafer B undergoes annealing, CMP and touch polish => SOI wafer complete
- ⑧ Split-off wafer A is recycled, becoming the new wafer A or B




2. SOI Pixel Process

Process	0.15μm Fully-Depleted SOI CMOS process, 1 Poly, 5 Metal layers (OKI Electric Industry Co. Ltd.).
SOI wafer	Wafer Diameter: 150 mm ϕ , Top Si : Cz, ~18 Ω-cm, p-type, ~40 nm thick Buried Oxide: 200 nm thick Handle wafer: Cz, >1k Ω-cm (<i>No type assignment by supplier</i>), 650 μm thick (SOITEC)
Backside	Thinned to 350 μm, and plated with Al (200 nm).




2. Diode TEG


Metal contact & p+ implant




p-n junction I-V characteristics




3. Pixel TEG





Pixel Layout




Window for Light
Illumination
($5.4 \times 5.4 \mu\text{m}^2$)

p+ junction


Storage Capacitance
(100 fF)

Pixel I-V characteristic


$V_{break} \sim 100$ V



Hot Spot observed with infrared camera




$I = 40 \mu A$, $T = 1$ min




corner of the bias ring

→ Smooth the corner and move the ring inward at next submission.


Photo Image




Plastic Mask



β-ray (⁹⁰Sr) Signals



β-ray




$$V_{sense} = \frac{Q}{C} \approx \frac{0.6fC}{8fF} = 70mV$$



$V_{det} = 10\text{ V}$
 $W_{depletion} \sim 44\text{ }\mu\text{m}$
 $Q \sim 3500\text{ e (0.6 fC)}$

Expected signal amplitude was observed for β-ray.


3. Back Gate Effect



NMOS Threshold Variation PMOS transistor



Substrate Voltage act as Back Gate, and change transistor threshold.





Consistent with SPICE simulation.

Back Bias Simulation and p+ location

ENEXSS : 3D TCAD Simulator

Preliminary



Back Gate effect can be reduced by placing p+ implant near transistors.

5.Next Submission Plan

Next submission is our own **Multi Project Wafer** run.

Design Dead line ~ Dec. 5

Chip Delivery ~ End of Next March

!! Space is still available !!
2.5 x 2.5 mm² space ~ \$18k



6. Summary

- A first SOI Pixel Detector (32 x 32 pixel with 20 μm x 20 μm size) was successfully fabricated and tested.
- The detector has sensors in high-resistive Si and CMOS circuit in low-resistive Si.
- The detector is fabricated in a commercial 0.15 μm SOI CMOS process with 3 additional masks.
- Good images 'KEK06' with red laser light are taken.
- Signal for β -ray from ^{90}Sr is observed.
- Break down voltage of present sensor is about 100V and hot spot is identified.
- Back gate effect was observed. It is consistent with SPICE simulation, and studied with ENEXSS simulator.
- p+ implant near transistor greatly reduce the back gate effect.
- Next submission is scheduled in beginning of December.