






## CMOS Monolithic Pixels for the ILC Vertex Tracker

- ILC Vertex Tracker physics goals: heavy flavor tagging, vertex charge reconstruction
- High impact parameter resolution requires **high granularity** ( $\sigma_{sp} < 5 \mu\text{m} \rightarrow 20 \mu\text{m}$  pitch pixels) and **low multiple scattering** (material budget  $\sim 0.1\% X_0/\text{layer} \rightarrow 25\text{-}50 \mu\text{m}$  thin layers)
- High occupancy from  $e^+e^-$  pairs background requires **fast readout** during bunch train
- **Radiation tolerance**: 50 krad/yr ionizing dose,  $10^{10} n_{(1\text{MeV})}/\text{cm}^2\text{yr}$ ,  $\sim 10^{12} e^-_{(10\text{MeV})}/\text{cm}^2\text{yr}$
- On-going R&D at LBNL on CMOS monolithic pixels matching ILC Vertex Tracker requirements



## LDRD-1: different pixel pitches

- First LBNL test structure
- AMS 0.35  $\mu\text{m}$  OPTO, 14  $\mu\text{m}$  epilayer
- Simple 3T pixels, serial analog output
- 3 matrices with 10, 20, 40  $\mu\text{m}$  pixels




- **Single point resolution** from  $\eta$  scan with focused ( $\sim 10 \mu\text{m}$ ) 850 nm laser


Pitch ( $\mu\text{m}$ )	Laser Scan	Pixel Sim
10	2.0	1.5
20	3.3	3.2
40	5.1	5.0

(all values in  $\mu\text{m}$ )


- Study resolution vs nb. of ADC bits







- Beam-test with 1.5 GeV  $e^-$  at LBNL Advanced Light Source (ALS)
- **Radiation Hardness tests @ 88" Cyclotron**:
  - > 30 MeV p up to  $1.45 \times 10^{12} \text{p}/\text{cm}^2$
  - > 1-20 MeV n, no change up to  $2 \times 10^{11} \text{n}/\text{cm}^2$
- **Charge collection time of  $\sim 150 \text{ns}$**  measured with  $\sim \text{ns}$  1060 nm laser pulse



## LDRD-2: in-pixel Correlated Double Sampling (CDS) and fast readout




- Second prototype chip in AMS 0.35  $\mu\text{m}$  OPTO process, 14  $\mu\text{m}$  epilayer
- 96x96 pixels, 20  $\mu\text{m}$  pitch with **in-pixel CDS**: signal and pedestal level stored on pixel capacitors
- $3 \times 3 \mu\text{m}^2$  and  $5 \times 5 \mu\text{m}^2$  diodes, 3T and self-bias pixel architecture, guard-ring around diode
- Read out in **rolling-shutter mode up to 25 MHz**



- Beam-test with 1.35 GeV  $e^-$  at LBNL ALS: small effect on gain at 25 MHz, observed also with  $^{55}\text{Fe}$  and laser calibration
- **Uniform S/N performance up to 25 MHz**:  $\langle S/N \rangle \sim 16$
- Charge signals  $\sim 800\text{-}1000 e^-$ , pixel multiplicity  $\sim 5\text{-}6$ , smaller for larger size of charge collecting diodes
- Detector tested with 120 GeV p at FNAL MTBF facility with Thin CMOS Pixel Telescope (experiment T966): analysis under way

## LDRD-3: integrated ADCs

- AMS 0.35  $\mu\text{m}$  OPTO process
- 96x96 pixels, 20  $\mu\text{m}$  pitch
- In-pixel CDS from LDRD-2
- Readout at 50 MHz
- At the end of each column:
  - > **5-bit successive approximation, fully-differential ADCs @ 300 MHz**
  - > SRAM memory cell



## References

- M. Battaglia et al., Proceedings of International Symposium on Detector Development for Particle, Astroparticle and Synchrotron Radiation Experiments (SNIC 2006), Menlo Park, California, 3-6 Apr 2006.
- D. Contarato et al., Proceedings of the LCWS06 International Linear Collider Workshop 2006, Bangalore, India.
- D. Contarato et al., to appear in the Proceedings of the 2007 International Linear Collider Workshop, Hamburg, Germany.

## Acknowledgements

- This work was supported by the Director, Office of Science, of the U.S. Department of Energy under Contract no. DE-AC02-05CH11231.