### Deep N-well CMOS MAPS with in-pixel signal processing and sparsification capabilities for the ILC vertex detector

G. Traversi, M. Manghisoni, L. Ratti, V. Re, V. Speziali



Università di Pavia Dipartimento di Elettronica



Università di Bergamo Dipartimento di Ingegneria Industriale



INFN Sezione di Pavia


Vertex 2007 - 16<sup>th</sup> International Workshop on Vertex Detectors

September 23 - 28, 2007 - Lake Placid, NY, USA

### Outline

- Introduction: standard CMOS monolithic active pixel sensors
- Deep N-Well pixel sensor
- Description of the sensor level processor
- Digital section and digital readout scheme
- Physical simulations
- Conclusions

## Conventional CMOS MAPS




- Several reasons make CMOS MAPS appealing as tracking devices:
  - Detector and readout on the same substrate
  - Wafer can be thinned down to tens of  $\mu m \Rightarrow$  minimal amount of material in the detector region (e.g. with respect to hybrid pixel)
  - Deep sub-micron CMOS tecnology ⇒ high functional density and versatility, low power consumption, radiation tolerance and fabrication costs

# Deep Nwell sensor concept


In triple-well CMOS processes a deep N-well is used to shield N-channel devices from substrate noise in mixed-signal circuits

- DNW MAPS is based on the same working principle as standard MAPS
- A DNW is used to collect the charge released in the epitaxial layer



- A charge preamplifier is used for Q-V conversion → gain decoupled from electrode capacitance
- DNW may house NMOS transistors
- Using a large detector area, PMOS devices may be included in the frontend design → charge collection inefficiency depending on the ratio of the DNW area to the area of all the N-wells (deep and standard)


### **APSEL** series chips



Sept. 23 - 28, 2007 - Lake Placid, NY, USA

# Design specifications for the ILC vertex detector

The beam structure of ILC will feature 2820 crossings in a 1 ms bunch train, with a duty-cycle of 0.5%




- assuming maximum hit occupancy 0.03 part./Xing/mm<sup>2</sup>
- if 3 pixels fire for every particle hitting  $\rightarrow$  hit rate  $\approx$  250 hits/train/mm<sup>2</sup>
- if a digital readout is adopted  $5\mu$ m resolution requires 17.3  $\mu$ m pixel pitch
- 15 µm pitch  $\rightarrow$  O<sub>c</sub>  $\approx$  0.056 hits/train  $\rightarrow$  0.0016 probability of a pixel being hit at least twice in a bunch train period
- A pipeline with a depth of one in each cell should be sufficient to record > 99% of events without ambiguity
- Data can be readout in the intertrain interval  $\rightarrow$  system EMI insensitive

### Sparsified readout architecture

- In DNW MAPS sensors for ILC sparsification is based on a token passing readout scheme suggested by R. Yarema (R. Yarema, "Fermilab Initiatives in 3D Integrated Circuits and SOI Design for HEP", *ILC VTX Workshop at Ringberg*, May 2006)
- MAPS sensor operation is tailored on the structure of ILC beam
  - Detection phase (corresponding to the bunch train interval)
  - Readout phase (corresponding to the intertrain interval)


# Pixel level processor




- C<sub>F</sub> obtained from the source-drain capacitance
- High frequency noise contribution has been reduced limiting the PA bandwidth
- ENC=**25** e<sup>-</sup> rms@C<sub>D</sub>=**100** fF
- Threshold dispersion ≈ **30 e<sup>-</sup> rms**
- Power consumption  $\approx$  5  $\mu$ W
- Features power-down capabilities for power saving: the analog section cell can be switched off during the intertrain interval in order to save power (1% duty-cycle seems feasible)

# Cell digital section


9



# ILC DNW elementary cell



# Digital readout scheme



Readout phase:

- token is sent
- token scans the matrix and
- gets caught by the first hit pixel
- the pixel points to the X and Y registers at the periphery and
- sends off the time stamp register content
- data are serialized and token scans ahaed


The number of elements may be increased without changing the pixel logic (just larger X- and Yregisters and serializer will be required)

# Power dissipation analysis

- Because low material budget is necessary, there is little room for cooling system ——— very low power operation
  - Analog power:  $P_{an,pix} \approx 5\mu W/pixel$  (dissipated in the analog PA)

Digital power: (power in the periphery neglected since it grows as the square root of the number of matrix cells)  $P_{DC,pix} \approx 7 \text{ nW/pixel}$  (leakage currents of the digital blocks)

 $P_{dyn,pix} \approx 20 \ nW/pixel \ (\text{to charge the input capacitance of the time} \\ \text{stamp register blocks during the detection phase})$ 




#### Assuming:

- 170000mm<sup>2</sup> total vertex detector area (pixel pitch of 25 μm);
- 1 Mpixel chips;
- $\delta_{\text{P}}{=}0.01$  power supply duty cycle

N= number of cell per pixel M= number of chip composing the detector

Sept. 23 - 28, 2007 – Lake Placid, NY, USA

## 3D device simulations



Charge collected by the central pixel in the  $3 \times 3$  SDRO matrix Physical simulation performed by E. Pozzati - University of Pavia (Italy) • The simulated structure (with TCAD) required a mesh with 165000 vertices. Because of the really long computation time only 36 simulations, each involving a different MIP collision point, have been performed

 MAPS operation is mainly diffusion driven
 > computing power required by TCAD may not be needed

 Monte Carlo code based on random walk developed (results of a collaboration with D. Christian - Fermilab)

 Activity presently focused on finely tuning a three-dimensional diffusion model for Monte Carlo simulations of MAPS by comparison with TCAD simulation results

 Advantage: dramatic reduction in computing time

 Next step: take advantage of fast Monte Carlo simulator to maximize detection efficiency through suitable layout choice


16<sup>th</sup> International Workshop on Vertex Detectors

# The demonstrator chip (SDRO)

#### The chip includes:


- a 16 by 16 MAPS matrix (25 µm pitch) with digital sparsified readout
- an 8 by 8 MAPS matrix (25 µm pitch) with digital sparsified readout and selectable access to the output of the PA in each cell
- a 3 by 3 MAPS matrix (25 μm pitch) with all of the PA output accessible at the same time
- 3 standalone readout channels with different C<sub>D</sub> (detector simulating capacitance)

Delivered end of July 2007



16<sup>th</sup> International Workshop on Vertex Detectors

### The SDRO test board



Credit: Fabio Risigo University of Insubria, Como (Italy)


#### Test board designed by Marcin Jastrzab

University of Science and Technology, Cracow (Poland) and University of Insubria, Como (Italy)

### Conclusions

- New DNW MAPS structures with optimized noise and threshold dispersion characteristics have been fabricated in the 130 nm, triple well STM CMOS technology
- Study of the charge collection efficiency and of charge spreading in the epi-layer is underway to assess their suitability for tracking and vertexing applications
  - Monte Carlo method will be used, besides Synopsys TCAD software package, in the design of the next generation prototype chips
- Characterization of a DNW MAPS demonstrator aimed at vertexing applications at the ILC is foregoing
- Plans for the future:
  - design of a 256 x 256 matrix for beam test
  - evaluation of more scaled technologies (90 nm CMOS)

### Backup slides



. . .

### Parameter mismatch

- Identically designed components always show discrepancies in the values of electrical parameters. Fluctuations are induced by microscopic variations in physical quantities (e.g. oxide thickness, doping concentration, device dimensions).
- In CMOS transistors threshold voltage V<sub>th</sub> and channel transconductance g<sub>m</sub> are typically affected; for instance, the threshold voltage variation  $\Delta V_{th}$  has a normal distribution with zero mean and a variance  $\sigma^2(\Delta V_{th})$  inversely proportional to the device gate area:


$$\sigma_{\Delta V th}^2 = \frac{A_{vth}^2}{W \cdot L}$$

 $A_{vt}$  is a constant provided by the foundry and included in the device parameter set

As a design rule,  $\sigma_{\Delta Vth}$  can be reduced by acting on the device dimensions


In the case of a charge processor with binary readout, parameter dispersion affects both the analog an the digital section

# Design specifications for the ILC vertex detector



Detection efficiency for different sensor pitch and hit rate values

### 3D device simulations



Charge collected by the central pixel in the  $3 \times 3$  SDRO matrix Physical simulation performed by E. Pozzati - University of Pavia (Italy)


•E. Pozzati, M. Manghisoni, L. Ratti, V. Re, V. Speziali, G. Traversi: "*MAPS in 130nm triple-well CMOS technology for HEP applications*" Topical Workshop on Electronics for Particle Physics, TWEPP 2007, Sept. 3-5, Prague, Czech Republic Simulations with Monte Carlo code have been performed with the following assumption:

• 80 e-h/ $\mu$ m are generated uniformly along a linear track which is normal to the device surface and feature a gaussian distribution in the plane normal to the track itself ( $\sigma$ =0.5  $\mu$ m).

 The SDRO simulation volume is 85x85x80 μm<sup>3</sup>.

• Electron lifetime, according to the Scharfetter model is about 9.2  $\mu$ s at the considered doping levels ( $10^{15}$  cm<sup>-3</sup>) and sets a limit to the random walk duration for each carrier.

### 3D device simulations




Sept. 23 - 28, 2007 - Lake Placid, NY, USA

# Power cycling simulations

Power cycling can be used to reduce average dissipated power by switching the chip off when no events are expected


#### Example:

- ✓ILC bunch structure: ~330 ns spacing, ~3000 bunches, 5Hz pulse
- The analog section in the elementary cell can be switched off during the intertrain interval in order to save power (analog power is supposed to be predominant over digital)



Based on circuit simulations, power cycling with at least 1% duty-cycle seems feasible


### Noise performance analysis




Sept. 23 - 28, 2007 - Lake Placid, NY, USA

### Noise in CMOS transistors

Noise in the drain current of a MOSFET can be represented through an equivalent noise voltage source in series with the device gate



### Flicker noise - $S_{1/f}(f)$



Slope  $\alpha_f$  of the 1/f noise term is significantly smaller than 1 in NMOS transistors and larger than 1 in PMOS devices

In the examined operating region,  $\alpha_f$  does not exhibit any clear dependence on the drain current or on the channel length

 $\alpha_{f}$  between 1 and 1.3 for PMOS devices, between 0.8 and 1 for NMOS devices

16<sup>th</sup> International Workshop on Vertex Detectors

### The SLIM5 collaboration (Silicon Detectors with Low Interaction with Material - CSN5 INFN)

S. Bettarini<sup>1,2</sup>, A. Bardi<sup>1,2</sup>, G. Batignani<sup>1,2</sup>, F. Bosi<sup>1,2</sup>, G. Calderini<sup>1,2</sup>, R. Cenci<sup>1,2</sup>, <u>F. Forti</u><sup>1,2</sup> (coordinator), M. Dell'Orso<sup>1,2</sup>, P.Giannetti<sup>1,2</sup>, M. A. Giorgi<sup>1,2</sup>, A. Lusiani<sup>2,3</sup>, G. Marchiori<sup>1,2</sup>, F. Morsani<sup>2</sup>, N. Neri<sup>2</sup>, E. Paoloni<sup>1,2</sup>, G. Rizzo<sup>1,2</sup>, J. Walsh<sup>2</sup>,

C. Andreoli<sup>4,5</sup>, E. Pozzati<sup>4,5</sup>, L. Ratti<sup>4,5</sup>, V. Speziali<sup>4,5</sup>, L. Gaioni<sup>4,5</sup>,

- M. Manghisoni<sup>5,6</sup>, V. Re<sup>5,6</sup>, G. Traversi<sup>5,6</sup>,
- L. Bosisio<sup>7</sup>, G. Giacomini<sup>7</sup>, L. Lanceri<sup>7</sup>, I. Rachevskaia<sup>7</sup>, L. Vitale<sup>7</sup>,
- M. Bruschi<sup>8</sup>, A. Gabrielli<sup>8</sup>, B. Giacobbe<sup>8</sup>, N. Semprini<sup>8</sup>, R. Spighi<sup>8</sup>, M. Villa<sup>8</sup>, A. Zoccoli<sup>8</sup>,
- D. Gamba<sup>9</sup>, G. Giraudo<sup>9</sup>, P. Mereu<sup>9</sup>,

G.F. Dalla Betta<sup>10</sup>, G. Soncini<sup>10</sup>, G. Fontana<sup>10</sup>, L. Pancheri<sup>10</sup>, G. Verzellesi<sup>10</sup>

<sup>1</sup>Università degli Studi di Pisa, <sup>2</sup>INFN Pisa,
<sup>3</sup>Scuola Normale Superiore di Pisa,
<sup>4</sup>Università degli Studi di Pavia, <sup>5</sup>INFN Pavia,
<sup>6</sup>Università degli Studi di Bergamo,
<sup>7</sup>INFN Trieste and Università degli Studi di Trieste
<sup>8</sup>INFN Bologna and Università degli Studi di Bologna
<sup>9</sup>INFN Torino and Università degli Studi di Torino
<sup>10</sup>Università degli Studi di Trento and INFN Padova

#### 4 Workpackages:

- 1 MAPS and Front End Electronics
- 2 Detectors on high-resistivity Silicon
- 3 Trigger / DAQ
- 4 Mechanics/Integration/Test-Beam