

SLHC tracker upgrade: challenges and strategies in ATLAS

Marc Weber (RAL)

What, why, how ?

Main challenges:
material; power; cost

Can we do it ? Yes!


Vertex 2007, September 2007, Lake Placid, NY, USA

LHC: world's most powerful accelerator

7 TeV protons vs. 7 TeV protons; 27 km circumference

7 x the energy and 100 x the luminosity of the Tevatron

ATLAS detector



What is SLHC ?

- Super-LHC: LHC luminosity upgrade
- Target: ten-fold increase of luminosity/year over LHC by ~2016
- Highest priority in PP European Strategy Roadmap approved by CERN Council in 2006
- Cost: ~ 1B€

Why upgrade the LHC ?

After all, LHC should have made major discoveries by 2015 already

Three generic physics reasons

- Consolidation of LHC discoveries
- Extended discovery reach ($\sim 30\%$ in mass or ~ 1 TeV)
- Increased precision and access to rare decays/channels

There are detailed studies assuming specific scenarios (Higgs, Susy, extra-dimensions, Z' , ...). We expect to know which of these nature has chosen before starting tracker mass production

SLHC machine parameters in a nut shell

Heating up beam pipe through electron cloud effect and limited cooling capacity define options

Main scenarios: 25 ns and small β ; 50 ns bunch distance

Reduced bunch distance (e.g. 12.5 ns) looks impossible

Bunch spacing	25 ns	50 ns
RMS bunch length	7.55 cm	14.4 cm
Luminous region	2.5 cm	3.5 cm
Peak luminosity	15.5×10^{34}	8.9×10^{34}
Overlap events	296	340
Luminosity life time	2.1 h	5.3 h
Effective luminosity (5h turn around)	3.6×10^{34}	3.1×10^{34}


Both are very challenging for tracker due to much enhanced occupancy

Won't know SLHC bc distance for some time (need LHC operation experience)

Detector upgrades are different


- Less time, money, and man-power for R&D
Commissioning, operation, and exploitation of LHC is first priority
- Constraints due to existing detector volume, infrastructure, services...
- Limited shut-down and installation period

ATLAS detector



- Huge multi-purpose detector; 46 m long; diameter 22 m; weight 7000 t
- Tracking system much smaller; 7 m long; diameter 2.3 m; 2 T field

ATLAS silicon tracker



17 K silicon sensors (60 m^2)

6 M silicon strips ($80 \mu\text{m} \times 12.8 \text{ cm}$)

80 M pixels ($50 \mu\text{m} \times 400 \mu\text{m}$)

+ **Transition Radiation Tracker TRT** (350K)

40 MHz event rate; > 50 kW power

Disclaimer

This talk is mostly about silicon strip technology, not pixels

Upgrade R&D is still at early stage

Focus on challenges and will present concepts for addressing them. Will be short on details and numbers. Some concepts and ideas might well be unpractical, not affordable or simply wrong


Goal is to produce ATLAS Tracker Upgrade TDR within 3 years. We have a process and an organizational structure to get there, but that's not part of the talk.

Baseline layout

Living model.


Work out implications \Leftrightarrow change and iterate

Features: 4 pixel, 3 short strip and 3 long strip layers, less disks than ATLAS ID, long outer barrel




Need to **understand services** and get **detailed simulation** results to reach mature design

The SLHC tracker challenge



At least one relevant box is still missing...


The SLHC tracker challenge



Material, power and costs are most critical in my view

Material

How “mass-less” are the LHC trackers ? Not very so much...



particles generated with default vertex position smearing and flat phi distribution

~12% of R.L for 4 SCT layers



1/2 of this is modules;
1/2 is cables, cooling, and
support structures

Challenges of “services” were underestimated at LHC. The price to pay is material, in particular between barrels and end caps


Material at SLHC

Naïve extrapolation from SCT to SLHC. Assume **5 times** more channels, no innovation (one layer, barrel, normal impact):

Component	R.L. for SCT	Scaling factor	R.L. for SLHC
Power cables, opto-links, etc.	0.6 %	x 5	3 %
MCM (hybrid)	0.4 %	x 5	2 %
Sensor	0.7 %	x 1	0.7 %
Cooling; CF cylinders; module baseboard; etc.	0.6; 0.4; 0.2 %	x ≈3; x 1; x 1	2.4 %
Total	3 %		8 %
Silicon fraction	23 %		9 %


too big

innovate!

Without innovation, material will be a show-stopper



←
To USA15

Cryostat Flange viewed from side A after installation of EC-A,
showing routing of 2044 (red) Type II SCT Power Cables

Power distribution

Maurice gave a dedicated talk, so I will be brief

Conventional **independent powering** of each module fails at SLHC

Fortunately, there are several promising solutions. Serial powering is almost known to work for pixels and strips now. R&D on DC-DC conversion with caps or inductors is in full swing.

Power efficiency will increase by a factor of ~ 5 ; Number of cables go down by factor of ~ 40 .

The trend to more channels, low voltage, and high currents is not unique to SLHC. This R&D matters for ILC, space science, and synchrotron radiation detectors too.

Cable congestion will stop at SLHC!

(Expect \sim factor 8 less power cables for new SCT barrel compared with SCT)

SP features and status

SP “recycles” current from module to module: \Leftrightarrow reduced thermal losses; increased power efficiency; less long cables

Constant current eliminates IR drops \Leftrightarrow quiet systems

Local regulators provide constant voltage

Regulator specs allow for low-impedance ground connection

AC-coupling of data and control signals is only a minor nuisance



Reliability is an important theme and so is high current operation

Understanding of SP and electrical performance is looking very good

Next steps for serial powering

Finish and publish results with SCT modules (RAL)

Complete 6 module stave (at LBNL and RAL)




Build and characterize 30 module stave with SP (LBL and RAL)

Design, submit and characterize custom circuitry (FNAL and ATLAS)

SP architecture choices

a) External shunt regulator + external power transistor




External commercial SR, used for RAL silicon strip studies

With custom electronics could be part of one or two chips

This is good engineering, but implies a high-current device; limited expertise in HEP IC community; limits hybrid current

SP architecture choices

b) Shunt regulator + transistor in each ROIC




Integrated (custom) SR and transistor used for Bonn pixel results

Many power supplies in parallel;

Difficulty is matching and switch-on behaviour of shunt transistor

SP architecture choices

c) External shunt regulator + integrated parallel power transistors



New attractive idea. Addresses high-current limitation.

Need to understand properties of distributed feed-back

Which architecture works best will depend on application. We hope to explore all three

Let's get there in time!


- HEP experience with high-power IC design is limited
- Man-power is limited (LHC is first priority)
- Power distribution scheme and total power consumption will shape the new trackers ⇔ **power R&D is very urgent**
- Any solution will need to be explored on advanced detector prototypes before being accepted ⇔ **costs**

Need efficient collaboration and communication

(across experiments/colliders, between engineers/physicists)

There is significant interest in dedicated power distribution R&D initiative

How will sensors, hybrids, and read-out ICs change in comparison with SCT ?



Radiation-hard silicon sensors

Need sensors withstanding $\sim 10^{15}$ n/cm² for inner silicon strip layers
n-on p sensors look fine. Intense R&D effort. See talk of Gianluigi


How do sensor requirements influence overall system?

- **Cool sensors to less than $\approx -25^\circ\text{C}$** to limit radiation-induced leakage current \Leftrightarrow major impact on **cooling system** (see below)
- Radiation-induced type inversion requires **increased depletion voltage** (*watch micro-discharge*) and leads to **reduced signal** \Leftrightarrow **low-noise preamp; comparator; HV cable ratings**
- **Different signal polarity** (electrons instead of holes) reduces charge trapping \Leftrightarrow affects design of read-out IC

Sensors

Availability of 150 mm wafers allows to increase sensor size. We chose to prototype with 100 mm x 100 mm sensors.

- Maximises useful wafer area \Leftrightarrow cost saving
- Large sensors \Leftrightarrow reduced number of components
- Four columns of 2.5 cm short strips (for inner region)





Sensor geometry is has severe implications for hybrid and detector as a whole

SCT barrel hybrid

- Copper-flex hybrid; 12 chips; ~6 W power
- carbon-carbon bridge for thermal conductivity and to avoid contact with sensor
- hybrid wraps around the edge of module; connector

Overall, SCT experience with this hybrid is excellent!

size: 63 mm x 125 mm; pitch 80 μm



SLHC hybrids

SLHC aggravates a number of old difficulties

- More channels \Leftrightarrow more and wider hybrids \Leftrightarrow material
- More channels \Leftrightarrow more power per hybrid
 - Power distribution challenge; local power supply challenge
 - Thermal management
- More channels \Leftrightarrow increase data bandwidth
 - Chose between more data lines off hybrid or
 - Higher data/clock frequencies \Leftrightarrow controlled impedance design, “cross talk”
 - Optical links
- Not clear if “hybrid bridge” over sensor a la SCT is still feasible

SLHC hybrids


We are considering various options

- Double-row of chips \Leftrightarrow real-estate reduction
- No fan-outs \Leftrightarrow real-estate reduction

Open issues

- How many chips can be powered?
20 chips \Leftrightarrow $\sim 4A$; 40 chips \Leftrightarrow $\sim 8A$
- Glue; bridge; or otherwise ?
- Module controller chip
- Powering scheme
- Connector, bonding or soldering

Hybrid “mass” will increase from 0.36% to 0.7 - 1% RL.



Poor man's 3D approach

Considering two options

a) Thin film-silicon interposer (= “silicon hybrid”)

reduction in trace gap and width \Leftrightarrow reduction in hybrid area;
reduction in layer thickness

Successfully prototyped for ATLAS pixels, but never used in experiment

b) Silicon sensor post-processing (= “no hybrid”)

Add additional metal and dielectric layers to sensors to build up hybrid circuitry

Issues: yield, costs, increased strip capacitance, electrical performance


1) Passivated high-resistivity sensor wafer (150 mm diameter)

2) Add dielectric and open vias

3) Add metal layers and pattern

4) Repeat for required number of layers and dice wafer

5) Wire-bond
or
Flip-chip ASICs



Readout IC

SCT readout IC is ABCD

- 0.8 μm DMILL BiCMOS process; die size 6550 x 8400 mm^2
- digital pipeline; binary output; zero-suppression
- 3 mW/channel power; 4V digital; 3.5 V analog; 40 MHz; 20 ns peaking time
- ENC for 12 cm long strips: 1500 e (1800 e after irradiation)
- radiation-hard to 10 MRad and 2×10^{14} n/cm²
- 8-bit global and 4 bit individual threshold trim DACs; various redundancy features

Nuclear Instruments and Methods in Physics Research A 552 (2005) 292–328

Excellent operation experience; mature design

Readout IC

ABC_Next: ATLAS SLHC strip readout IC

- ~~0.8~~ μm ~~DMILL~~ ~~BiCMOS~~ process; ~~die size~~ 6550 x 8400 mm²
- digital pipeline; binary output; zero-suppression
- ~~3~~ mW/channel power; ~~4V~~ digital, ~~3.5~~ V analog; ~~40~~ MHz, ~~20~~ ns peaking time
- ENC for 12 cm long strips: ~~1500~~ e
- radiation-hard to ~~10~~ MRad and ~~2x10¹⁴~~ n/cm₂
- 8-bit global and 4 bit individual threshold trim DACs; various redundancy features

SLHC will require many changes!

ABC-Next, the strip ROIC for SLHC

Some improvements are driven by advances in microelectronics technology, but not all. All come at a price!


Next intermediate step is 0.25 μm CMOS IBM chip. **Crucial for detector R&D and prototyping!** Submission planned for early 2008. Good technology to explore new features and define functionality \Leftrightarrow affordable; understood; available in time.

Transformation with important enhancements: **opposite signal polarity (for n-on-p sensors); serial powering; operation at 80/160 MHz. “Backwards compatible”**



Target technology for final ROIC is **0.13 μm CMOS IBM**; 0.13 μm SiGe is investigated as an alternative. Significant R&D in 0.13 μm will start after 0.25 μm submission

Layout of future readout ICs


In my view, need to be more aggressive and explore unconventional layouts and designs. Cost and schedule pressure are a difficulty



Issues: number of components; yield; resistivity of on-chip power; de-coupling near chip; pick-up through digital lines under IC; cost of flip-chip



Narrow-width hybrids





Wide-pitch bumping

Support cylinders



SCT has the ideal mechanical structure...

- precision carbon fiber support cylinders ($15\mu\text{m}$ radial precision, creep $<20\mu\text{m}/\text{m}$)
 - overlapping precision modules ($<5\ \mu\text{m}$ internal precision)
- ⇔ **greatly simplified calibration and alignment**, but preparation of barrels, robotic module mounting, and 4-barrel assembly took ≈ 3 years



Supermodules

Concept could save years of production and assembly time




Supermodules on barrels?

Can we combine the best of both approaches?

- Rigidity and stability of low-mass CF cylinders
- Integrated services, modularity, superior thermal performance, ease of assembly of supermodules

Rationale: overhead in material is small. Lot's of interest in ATLAS



Cooling and thermal management

ATLAS silicon use C_3F_8 evaporative cooling system. While this has not been without difficulties, **evaporative cooling seems best for SLHC trackers**

- At LHC “mass-less designs” were pushed too hard and “plumbing” is a major concern (not only for ATLAS, not only for trackers)
- Mass and reliability remain crucial at SLHC
- Choice of coolant has severe implications. C_3F_8 and CO_2 are main cooling candidates.
- C_3F_8 option hinges on **low ΔT between coolant and sensor**. CO_2 reaches lower temperatures, but operates at much higher pressures (see talk of Ann van Lysbetten)

R&D on pipe materials, joining and welding techniques, high-pressure testing has started. Trend to commercial solutions

The forward region

- Forward region is more important at LHC than at previous hadron colliders. It's certainly as important at (S)LHC as at ILC
- Transition between central and forward region (traditionally barrel and disks) is challenging. This puzzle has not yet been solved.
- Some features of forward regions
 - Obstruction by barrel services
 - Classical wedge shape requires different sensor types and is a nuisance (at least for strips)
 - On the other hand, less channels per volume

So far we have focussed on generic R&D and the easier barrel...

Summary

- Need detector upgrade to exploit LHC fully
- Tracker upgrade is hardest and will drive silicon technology to unprecedented levels
- It's important to stay aggressive. Incremental improvements, while convenient, will not always suffice
- Next few years of R&D will show if we can do it.

At this stage it is looking good!

Appendix

SLHC Physics Motivation

- **Extend LHC discovery mass reach by $\approx 30\%$**
 - increased reach for squark and gluino by ≈ 500 GeV to 3 TeV
 - increased reach for add. heavy gauge bosons from ≈ 5.3 to 6.5 TeV
 - extended sensitivity (100 GeV) to heavy MSSM Higgses (important for distinction of MSSM and SM)
 - increased quark compositeness limit (indirect) from 40 to 60 TeV
- **Increased precision in SM and Higgs physics**
 - triple gauge boson and Higgs couplings improved by ≈ 2
- **Increased sensitivity to rare processes/decays**
 - FNC top decays: e.g. limit for $t \rightarrow qZ$ increased from 1.1 to 0.1×10^{-5}
 - some sensitivity to **Higgs self-coupling** in $gg \rightarrow HH$ channel (hopeless at LHC !)
 - some sensitivity to strongly coupled vector boson systems, if no Higgs (hopeless at LHC!)

parameter	symbol	ultimate	25 ns, smaller β^*	25 ns, large α	50 ns, long
transverse emittance	ϵ [μm]	3.75	3.75	7.5	3.75
protons per bunch	N_b [10^{11}]	1.7	1.7	3.4	4.9
bunch spacing	Δt [ns]	25	25		50
beam current	I [A]	0.86	0.86	1.72	1.22
longitudinal profile		Gauss	Gauss	Gauss	Flat
rms bunch length	σ_z [cm]	7.55	7.55	3.78	14.4
beta* at IP1&5	β^* [m]	0.5	0.08	0.25	0.25
full crossing angle	θ_c [mrad]	315	100	539	381
Piwinski parameter	$\theta_c / (2\pi \beta^*)$	0.75	0.60	0.64	2.5
peak luminosity	L [$10^{34} \text{ cm}^{-2}\text{s}^{-1}$]	2.3	15.5	9.7	8.9
events per crossing		44	296		340
initial lumi lifetime	τ_L [h]	14	2.1	6.8	5.3
effective luminosity ($T_{\text{turnaround}}=10$ h)	L_{eff} [$10^{34} \text{ cm}^{-2}\text{s}^{-1}$]	0.91	2.4	2.7	2.3
	$T_{\text{run,opt}}$ [h]	17.0	6.5	12.0	10.3
effective luminosity ($T_{\text{turnaround}}=5$ h)	L_{eff} [$10^{34} \text{ cm}^{-2}\text{s}^{-1}$]	1.15	3.6	3.6	3.1
	$T_{\text{run,opt}}$ [h]	12.0	4.6	8.5	7.3
e-c heat SEY=1.4(1.3)	P [W/m]	1.04 (0.59)	1.04 (0.59)	2.56 (2.1)	0.36 (0.1)
SR heat load 4.6-20 K	P_{SR} [W/m]	0.25	0.25	0.5	0.36
image current heat	P_{IC} [W/m]	0.33	0.33	3.74	0.78
gas-s. 100 h (10 h) τ_b	P_{gas} [W/m]	0.06 (0.56)	0.06 (0.56)	0.11 (1.13)	0.09 (0.9)
comment			D0 + crab	wire comp.	wire comp.

LUMI'06 parameters

new upgrade parameters

Guestimates of strip readout chip power

ABC-Next voltage regulators are included; shunt regulator or DC-DC conversion chip are not

These are the current best numbers from the IC designers; this is difficult and there are still many unknowns e.g. rad-hard design rules for 0.13 μm or effect of 50 ns bunch crossing

	Now	Now - 2007	>2008	>2008
	ABCD 0.8 μm	ABC-Next 0.25 μm	ABC-Next 0.13 μm	ABC-Next 0.13 μm SiGe
V analog [V]	3.5	2.8	1.5	1.5
V digital [V]	4	2.8	1.5	1.5
I analog [mA]	74	80	80	34
I digital [mA]	35	90	108	108
Analog power/chip [mW]	260	224	120	51
Digital power/chip [mW]	140	252	162	162
Total power/chip [mW]	390	476	282	213
Power/channel [mW]	3	3.7	2.2	1.7
Power/area [mW/cm ²]	203	248	147	110

New technology might not reduce chip power consumption by much; realistic estimate should be 2-3 mW/channel