
ATLAS upgrade

Theodore Todorov 21/03/2013



LHC Time-line (CERN DG at ICHEP 2012)


	2009	Start of LHC	
		Run 1: 7 and 8 TeV centre of mass energy, luminosity ramping up to few 10 ³³ cm ⁻² s ⁻¹ , few fb ⁻¹ delivered	
LS1 Phase 0 Upgrade	2013/14	LHC shut-down to prepare machine for design energy and nominal luminosity	
LS2 Phase I Upgrade	2018	Run 2: Ramp up luminosity to nominal (1034 cm-2 s-1), ~50 to 100 fb-1Injector and LHC Phase-I upgrades to go to ultimate luminosity	(Could already go further so need some headroom)
LS3		Run 3: Ramp up luminosity to 2.2 x nominal, reaching ~ 100 fb ⁻¹ / year accumulate few hundred fb ⁻¹	(We assume up to 3×10 ³⁴ cm ⁻² s ⁻¹ and 25ns, so should
Phase II Upgrade	~2022	Phase-II: High-luminosity LHC. New focussing magnets for very high luminosity with levelling	plan for µ up to 81)
	2030	Run 4: Collect data until > 3000 fb ⁻¹	

The ATLAS Upgrades

- Three distinct upgrade periods
 - Phase 0 (2013-2014) Now!
 - Phase I (~2018)
 - Phase II (~2022)
- Too many things will be upgraded to describe in this presentation
 - Will focus on a few main items


Insertable B Layer

- 4th pixel layer closer to the IP
- Robust tracking in case of present pixel failures
- New front end chip
 - Reduced inefficiency at high pile-up
- Finer Z pitch, less material, smaller R
 - improved performance
- 14 "staves", 42 institutes big R&D effort
- Proving ground for future upgrade concepts





The IBL stave concept



Insertable B-Layer

~2 cm

FE-I4 R/O Chip 27 k Pixels

FE-I4 Pixel Chip (26880 channels)

19 x 20 mm² 130 nm CMOS process,

based on an array of 80 by 336 pi (each 50 x 250 µm²)


3D Sensor

•Both electrode types are processed inside the detector bulk

•Max. drift and depletion distance set by electrode spacing

•Reduced collection time and depletion voltage

3D



12 Double Chip (planar)

p⁺-active edge

8 Single Chip (3D)

3D

12M Pixel/stave

~ 1.9% X₀

6


electrodes

Planar

Module: Sensor + 1x or 2x FEI4


Planar Sensor

- "classic" sensor design
- oxygenated n-in-n200µm thick
- Minimize inactive edge by shifting guard-ring under pixels (215 µm)
 Radiation hardness
- proven up to 2.4×10¹⁶ p/cm²



What can be upgraded

Photo of installation of part of the current Inner Detector in ATLAS




Only "small" parts of the detector, like the Inner Detector (tracker), can be replaced

The magnetic field system (toroids, solenoid) cannot be changed

Not possible to access all muon chambers in ~ 2 years


Phase-I



December2011

Retaining Low P_T Thresholds at Phase-I

- For a L1 rate upper limit of 100kHz until Phase-II, the impact of high luminosity is to require combinations of higher thresholds, pre-scaling, multi-object/topological triggering unless improved precision information can be made available to L1 (since backgrounds primarily from mis-measured lower P_T objects)
- Target single lepton rates each ≤~20kHz at P_T~20 GeV as indicative of required performance to retain good sensitivity to key channels (such as those including vector bosons, like WH, WW, searches etc)
- Leads to main motivation to improve the detector resolution and background rejection in the key detector systems proving inputs to L1 in ATLAS




New Small Muon Wheels

The innermost station of the muon end-cap

Located between end-cap calorimeter and toroid





- In furthest forward direction, chamber efficiencies fall with hit rate as luminosity goes well above the design values
- Rate of L1 muon triggers exceeds available bandwidth unless thresholds raised
- → Replace "small" muon wheels
- Kill fake muon triggers by requiring high quality (σ_θ~ 1mrad) pointing to interaction region
- Precision chambers combine sTGC and micromegas technologies for robustness to Phase-II luminosities


Extrapolated L1 Rate (14 TeV, 25ns)

	4 06					
[Hz]	10 ⁶	√s= 14 ⁻	$\Gamma eV L=10^{34} cm^{-2}s^{-1}$	At $L = 3$	3x10 ³⁴	
rat∈		-	 Extrapolation without NSW 	Single μ L1 rate (kHz)		
igger	10 ⁵		▲ lηl>1.05 ▼ lηl<1.05		Mu20	Mu40
Muon level-1 trigger rate [Hz]			Extrapolation with NSW	Without NSW	60	29
n leve	10 ⁴			With NSW	22	10
Muo				NSW + phase-0	17	8
	10 ³	ATLAS Preli	minary	NSW is vital for at high luminor		ng
	ļ	5 10 15 2	0 25 30 35 40 45	Allowing low	p_T thresh	nolds
		oandwidth is ~75 kHz, 0 kHz after phase-0	p _T threshold [GeV]			


LAr Electronics and TDAQ Upgrades


- Key target (as for New Small Wheel) is to maintain high efficiency for Level-1 triggering on low P_T objects (here electrons and photons)
- In the LAr calorimeter this implies changes to the front-end electronics to allow greater granularity to be exploited at Level-1.
- Trigger upgrades include topological trigger, cluster and jet energy processor, feature extractors, muon sector logic and CTP






Selection criteria	Rate reduction		
Selection criteria	Fraction of (1)	Fraction of (2)	
(1): Level-1 EM $E_T > 23$ GeV	100%	-	
(2): (1) and Level-1 isolation	34.9%	100%	
(3): (2) and R_{η}	14.25%	40.8%	
(4): (3) and E_{core}^{had}	11.45%	32.8%	









.1

Distribution of the R_{η} parameter for electrons and jets, defined as the ratio of the energy in the 3x2 over the energy in the 7x2 clusters of the 2nd layer of the EM calorimeter.

Increased segmentation



Phase-II



For the phase II upgrades we only have a Letter Of Intent


- No detailed designs yet
- Several alternatives for each sub-detector upgrade

January 2013

We still have time for R&D • Technical Design Reports not due until 2015 - 2016

What we eventually build may be very different from what is presented here...


The present ATLAS Inner Detector



Tracker upgrade baseline layout (Lol)

Classical layout with barrel cylinders and endcap disks


- optimizes use of the available space, within engineering constraints
- used to establish baseline performance and cost
- no special triggering layers



Tracker layout optimizations

- The tracking performance is determined by
 - Sensor resolutions
 - Amount and distribution of material traversed by tracks
 - Sensor position stability

Effect of material on single track resolution (q/p_T)




New All-silicon Inner Tracker

Pixel Detector

FE-I3

Pixel sensors in several technologies proved to high doses (planar/3D/diamond shown to 2×10¹⁶n_{eq}/cm²)
IBL pixel (50×250µm) OK for outer pixel layers, but can go down to 25µm×125µm pixels with 65 nm CMOS
Square pixel (50×50µm and smaller) investigated
Test structures in 65nm produced and even studies after irradiation
Larger area sensors (n-in-p)

quads/sextuplets produced on 150mm diameter wafers with several foundries
Quad pixel module produced, being tested and results look promising





New All-silicon Inner Tracker

Strip Detector

- Next iteration sensors being ordered
- •Next (256 channel) ASIC: FDR completed
- •Many strip modules prototyped with ABCN250 ASICs
- First forward module prototypes produced
- •Serial and DC-DC powering studied in detail on short versions of the stave









R-phi pitch75 μm
Z segmentation 25 mm "short strip", 100 mm "long strip"
Shorter strips investigated



Petalet: use 4" wafers to produce sensors and build a small petal

Allows to test petal specific issues, like how to configure the bus tapes.






-20


Material reduction

- On detector modules
 - Thinning of sensors
 - Present PIXEL: 300µm, IBL : 200µm
 - Thinning of on-module readout chips
 - Present PIXEL: 300µm, IBL : 150µm, 100µm produced
- Sensor supports (staves, petals)
- Services (cables, tubes, connectors, ...)
- Layout




Layout optimization

The theoreticaly ideal tracking layer for LHC




- Unfortunately impossible to realise
 - Especially with rectangular sensors
 - Sensors need mechanical support, cooling, electrical connections...
 - If this geometry is realised on a stave, it seems impossible to achieve phi hermeticity (overlaps)
- It only makes sense to design a layout within a practical technology for sensors, services and mechanical support

Layout variations: Alpine pixel




Uses the same stave for barrel and endcap modules






Large reduction in sensor area

- No barrel-endcap transition region
- Less services material
- Simplified mechanical support



Alpine stave material vs. eta

Almost 2x less material at eta 2.5 compared to "barrel-only" Never worse than long barrel




1/sin(theta) (long barrel)

Smeared primary vertex


Red – layer 1

Layout variations: Conical pixel

Uses bent staves on outer barrel pixel layers




Improves hermeticity and material in transition region



z (m)

Layout variations: Very forward tracking

Straightforward extension of base-line layout Can also be achieved with alternative layouts (Alpine)




Summary

- ATLAS has a large upgrade program to meet the challenges of high luminosity LHC physics
 - Phase 0 upgrades happening now
 - Phase I in final design stages, for installation in ~2018
 - Phase II forseen for ~2022
 - Requires full replacement of the inner detector (tracker)
 - We have 2-3 years to complete the R&D and to choose between alternative developments
- The minimal goal of the upgrades is to preserve performance while luminosity increases
 - And in several cases we can improve / extend the performance

BACKUP

Material distribution: Services routing

Service volumes in black, Pixel Support Tube in brown, active layers in blue



Sensors crossed at shallow angles (<<45°)

A previously studied ATLAS layout