

Timing and Fast Control of the Upgraded LHCb Readout System

LHCb Upgrade Electronics Review 5 December 2012

Federico Alessio Richard Jacobsson

Outline



- 1. System and functional requirements
- 2. The new S-TFC system within the upgraded readout architecture
 - ✓ System-level specifications
 - ✓ Concept of readout slice
 - ✓ FPGAs implementation
- 3. Clock distribution and phase/latency control
- 4. TFC protocols to TELL40 and FE
- 5. TFC readout control sequences
 - ✓ commands and resets
- 6. GBT implementation guidelines at the FE
- 7. Slow Control to FE
- 8. Mapping hardware on ATCA
- 9. Running a hybrid system
- 10. Simulation framework
- 11. Plans for test-bench and LS1



System and functional requirements

- 1. Bidirectional communication network
- 2. Full control of clock jitter, phase and latency
 - ✓ At the FE, but also at TELL40 and between S-TFC boards
- 3. Interfaces with the LHC
- 4. Events rate control (throttle, deadtime)
- 5. Low-Level-Trigger connection
- 6. Sub-detectors calibration triggers
- 7. Accounting and monitoring of various readout parameters (not covered here)
 - ✓ Rates, triggers, luminosity, deadtime...
- 8. Partitioning to allow running with any ensemble and parallel partitions (not covered here)
- 9. Destination control for the event packets (not covered here)
- 10. S-ODIN data bank with information about accepted events (not covered here)
- 11. Support for old TTC-based distribution system
- 12. Test-bench support and system development















LHCh

TFC protocol to TELL40

TFC word to TELL40 via SOL40:

- TELL40 provided: VHDL entity \checkmark 44 bits sent every 40 MHz = ~1.8 Gb/s (on backplane)
- all commands are associated to BXID in TFC word \checkmark
- ✓ initial idea to use half GBT protocol, 8b/10b is straightforward solution
- ✓ extension possible, protocol easily modifiable

 \rightarrow (could be extended between S-ODIN and SOL40 to distribute more information)

43 32		31	16	15 13		1210			9	8	
BXID(110)		MEP [Dest(150)	Trigger Type(20) Calibration Type(20)		e(20)	Synch	Snapshot			
	7	6	5	4		3	2	1		0]
	Trigger	BX Veto	NZS Mode	Header Only	E Re	BE eset	FE Reset	EID Rese	et R	BXID Reset	

Constant latency after S-ODIN

THROTTLE information from each TELL40 to SOL40.

- 1 bit for each AMC board (4 bits from each ATCA card) + BXID for which the \checkmark throttle was set
 - \rightarrow 16 bits in 8b/10b encoder

TFC decoding block for the

with inputs/outputs

гнср

TFC protocol to FE

TFC word on downlink to FE via SOL40 embedded in GBT word:

- ✓ 24 bits in each GBT frame every 40 MHz = \sim 1 Gb/s
- <u>all commands associated to BXID in TFC word</u>

23 12	1110	9	8	75	4	3	2	1	0
BXID(110)	Reserve	Synch	Snapshot	Calibration Type(20)	BX Veto	NZS Mode	Header Only	FE Reset	BXID Reset

Strict requirement for FE

- ✓ configurable delays for each TFC command
 - GBT does not support individual delays for each line
 - need for «local» pipelining: detector delays+cables+operational logic (i.e. laser pulse?)

TFC word will arrive before the actual event takes place

- ✓ allow use of commands/resets in FE for particular BXID
- ✓ accounting of delays in S-ODIN: for now, 16 clock cycles earlier + time to receive
 - aligned to the «furthest» FE (simulation, then in situ calibration!)

TFC protocol to FE has implications for GBT configuration (later)

→ remember: ECS to FE embedded in GBT protocol

Decoding of TFC commands/reset must be implemented in FE



TFC readout control sequences (to FE)

"BXID" and "BXID Reset"

- Every TFC word carries a BXID for synchronicity checks of the system
- A BXID Reset is sent at every turn of the LHC (orbit pulse)
 - ✓ Should only reset the internal bunch counter of the FE

"FE RESETS"

- Bit set for one clock cycle in TFC word
- Reset of FE operational logic for data processing, formatting, transmission...
 - ✓ Should not touch the internal bunch counter
 - ✓ FE electronics should be back asap:
 - \rightarrow S-ODIN will ensure no data is being accepted during the FE reset process
 - \rightarrow wait to the slowest by setting Header Only bit, i.e. no data is recorded at FE
 - ✓ Reset TELL40 data input logic: the same bit is sent to TELL40 for same BXID

"HEADER ONLY"

- Idling the system: only header (or few bits) in data word if this bit is set
 - ✓ Multiple purposes: set it during reset sequence, during NZS transmission, during TAE mode...

"BX VETO"

- Based excusively on filling scheme, processing of that particular event is inhibited
 - ✓ Only header (or few bits) in data word if this bit is set
 - ✓ Allows "recuperating" buffer space in a LHC-synchronous way if taken into account



TFC readout control sequences (to FE)

"CALIBRATION TYPE" COMMAND

- Used to take data with special trigger pulses (periodic, calibration)
 - ✓ Dedicated 4 bits: i.e. 4 different calibration commands possible
 - \checkmark Dynamic association to be used for calibration and monitoring
 - Absolute need of delays to account for each individual delay in the detectors
 - ✓ S-ODIN overrides LLT decision at TELL40
 - Periodic or calibration higher priority (but lower rate, max 11.245kHz each!)

"NZS MODE"

- Read out (all) FE channels non-zero suppressed
 - ✓ Packing of full set of bits in many consecutive GBT frames:
 - <u>Needs buffering at FE (could be a different buffer wrt to data buffer)</u>
- Possible to have also multi-NZS readout: consecutive NZS events or timing events
 - S-ODIN will take care of setting Header Only bit for a defined set of clock cycles later to allow recuperating buffer space (programmable as well, to the slowest of the detector)

"SYNC"

- FE should send fixed 'synch' pattern, configured via ECS
- Pointers of write and read of FE buffers are zeroed.
 - \rightarrow When deasserted, header shall be in a known position within the GBT frame.
 - \rightarrow Asserted for more than 2 clock cycles to avoid accidental matches

"SNAPSHOT"

- Read out all status and counter registers in a "latched" way
 - ✓ Latch monitoring registers on snapshot bit, which is set periodically (programmable) and also single shot
 - When snapshot bit is received, send all data via ECS field in TFC on best effort

TFC readout control sequences (to TELL40)

"EID Reset"

- Reset the EventID counter
 - ✓ EventID assigned to each and every accepted event by S-ODIN
 - ✓ Usually at every Run change or when BE Reset is asserted

"BE Reset"

- Bit set for one clock cycle in TFC word
- Reset of BE operational logic for data processing, formatting, reception/transmission...
 - Should not touch the internal bunch counter
 - ✓ BE electronics should be back asap:
 - → S-ODIN will ensure no data is being accepted during the BE reset process (header only to FE)
 - → wait to the slowest by setting Header Only bit, i.e. no data is recorded

"MEP DESTINATION"

- IP address to which a Multi-Packet Event should be sent
 - ✓ Transmitted by S-ODIN on credit-based scheme, i.e. events sent only to available processing nodes
 - ✓ Transmitted to every TELL40, centrally managed. Packing factor is programmable, based on bandwidth.

"TRIGGER AND TRIGGER TYPE"

- Bit set when event is accepted
 - ✓ Associated with a type which defines its origin (physics, beamgas, calibration, periodic...)
 - Type based on a *priority scheme*: centrally managed by S-ODIN if two triggers are concurrent
 - ✓ Trigger always transmitted at a fixed latency wrt to BXID. Latency to be defined based on simulation







- ✓ use 80 MHz phase shifter clock to sample TFC parallel word
- TFC bits are packed in GBT frame so that they all come out on the same clock edge
 - ✓ We can repeat the TFC bits also on consecutive 80 MHz clock edge if needed
- → Leftover 17 e-links dedicated to GBT-SCAs for ECS configuring and monitoring



In simple words:

- Odd bits of GBT protocol on rising edge of 40 MHz clock (first, msb),
- Even bits of GBT protocol on falling edge of 40 MHz clock (second, lsb)

TFC decoding at FE after GBT



IHCh

This is crucial for FE

- → we can already specify where each TFC bit will come out on the GBT chip
- → this is the <u>only way</u> in which FE designers still have minimal freedom with GBT chip
 - ✓ if TFC info was packed to come out on only 12 e-links (first odd then even), then decoding in FE ASIC would be mandatory!
 - ✓ which would mean that the GBT bus would have to go to each FE ASIC for decoding of TFC command
- → there is also the idea to repeat the TFC bits on even and odd bits in TFC protocol
 - \rightarrow Or maybe in the future to use them for other purposes





Considerations on ECS to FE

- Many FE chips can be connected to same GBT-SCA
 - ✓ Provided we have a proper addressing scheme at the FE side (and its mapping)
- Or (viceversa) many GBT-SCAs can be connected to the same FE chip
 - ✓ If needed to have more than 80 Mb/s for each FE chip ECS...

To make this work, the only thing we need is to be able to:

- .. drive the right FE chip at the right address ..
- .. with the right GBT-SCA ..

.. with the right protocol for the chosen bus ..

- \rightarrow SOL40 will do that in the most flexible way possible
 - ✓ driving the GBT-SCA through the downlink
- \rightarrow ECS (Control PC) must provide to the firmware:
 - ✓ the mapping of the FEs
 - ✓ the mapping of GBT-SCAs
 - ✓ the selected protocols

Firmware

Software → See Clara's talk







гнср

Hybrid system

Suggested the idea of a *hybrid system*

- reminder: current L0 electronics relying on TTC protocol
- \rightarrow part of the system runs with old TTC system
- → part of the system runs with the new architecture

How?

- 1. Need connection between S-ODIN and ODIN (bidirectional)
 - → ODIN has LVDS or ECL inputs/outputs: use dedicated RTM board
- 2. In an early commissioning phase ODIN is the master, S-ODIN is the slave
 - → S-ODIN task would be to distribute new commands to new FE, to new TELL40s, and run processes in parallel
 - \rightarrow ODIN tasks are the ones today + S-ODIN controls the upgraded part
 - In this configuration, upgraded slice will run at 40 MHz, but positive triggers will come only at maximum current 1.1MHz limit...
 - Great test-bench for development + tests + apprenticeship...
 - Possibility to install an upgraded detector after LS1 as test-bench or even improve LHCb physics programme
- 3. In the final system, S-ODIN is the master, ODIN is the slave

 \rightarrow ODIN task is only to interface the L0 electronics path to S-ODIN and to provide clock resets on old TTC protocol

Clock-level simulation framework

Complete clock-level simulation framework for the development of S-ODIN and SOL40 fw

- Based on Mentor Graphics VisualElite, but easily portable to QSYS
- Already developed in 2009 (see backup slides for some examples)



LHCb Upgrade Electronics Review, 05/12/12

LHCh



Planned activities during LS1 & conclusions

New system-level S-TFC specs have been refined and will be extended in detail during LS1

- → LHCb-PUB-2012-001
- → External revision beginning of December as final kick-off
- → First version of S-ODIN and SOL40 firmware by March/April 2013 to be used with lab setup from Marseille

Defined upgraded readout control specifications for Front-End and Back-End

- \rightarrow LHCb-PUB-2012-017, discussion with sub-detectors ongoing
- → Development of a clock-level simulation framework:
 - S-ODIN and SOL40 firmware development started and ongoing
 - plug-in FE emulators to simulate in proper environment and simulate buffer occupancies, DSPs...
 - might help while GBT chips are not available

First version of the system will be interfaced to current ODIN in the pit

- → Development of an ATCA RTM board to be interfaced with Marseille's ATCA card and to connect to current ODIN + to upgraded LHC interfaces
- \rightarrow scaled commissioning of new system
- ightarrow scaled commissioning of new sub-detectors and readout architecture
 - This could allow reading out an upgraded sub-detector in parallel (fear not!)







GBT FRAME - 84 BITS (example of consecutive words)

Example of readout mechanism

This scheme implies that the GBT bandwidth is exploited to its maximum: \rightarrow Pack of events consecutively independently from GBT boundaries \rightarrow Needs buffering to keep events stored waiting to be sent off \rightarrow Header needs more information than just BXID ✓ length of word, type of word... \rightarrow Needs a well-defined truncation scheme and boundaries



Use of VETO BXID in FE

1- if word size > 2 GBT frame

→ buffer occupancy increase
→ store event, without reading

2- if word size < 2 GBT frame

→ buffer occupancy is steady
→ read event, store event

3- if VETO BXID = '1'

- → buffer occupancy decrease
 → discard event
- → Build GBT words consecutively
 → Truncation when buffer full and can't store events anymore
 - \rightarrow Which depth??
 - → Simulation



«BX VETO»

S-ODIN vetoes the readout of an event



FE can use this info to recuperate time for processing events
 → Only header for vetoed events
 → Flexible packing of data into GBT frame

@ 40 MHZ







Event Destination and Farm Load Control

The current system operates in a powerful mixture of *push and pull protocol*

controlled by ODIN (current RS) :

→ Asynchronous pull mechanism

LHCh

→ "Push" driven by trigger type and destination command

→ Note: LHCb-PUB-2011-023

 \rightarrow 4 years faultless operation

Similar proposal for upgrade





Event Destination and Farm Load Control

Central FPGA based implementation

- Extreme reliability, flexibility, speed, controllable latencies
- → Central event packing control
 - Different trigger types and destination types
 - Variable MEP packing factor
- → Dynamic rate regulation as function of farm rate capacity
 - Accounts for statistical variations in processing time

→ Dynamic handling of farm nodes in-flight

- Processing blockages, failures, interventions
- All impacts on rate capacity handled automatically
- As soon as nodes are recovered, included automatically in-flight by event request mechanism
- → Minimal event loss and accurate dead-time counting

Contrary to conventional pull scheme, this is robust against event request packet losses



Event Destination and Farm Load Control

Buffer requirement trivia

- Readout boards: ~1.5 MEPs per link
- Network: Some naïve assumptions
 - Rate: 30 MHz
 - MEP packing factor 10 → 3 MHz MEPs and 3 MHz MEP Requests
 - → Current ODIN can handle 1.8 MHz of MEP Requests (ODIN <-> FARM is 1 GbE...)
 - Event size 100 kB → 1 MB / MEP
 - Farm nodes 5000 → 600 MEPs/node/s → 1.7ms / MEP
 - Switch subunit sharing resources: 50 links / subunit \rightarrow 100 subunit
 - \rightarrow 30 kHz of MEPs per switch subunit
 - \rightarrow Every 1.7ms, 50 MEPs to juggle with \rightarrow <buffer> = O("50 MB")
 - → True need of memory depends on statistical variation of HLT processing time and "local farm derandomizer"
- Farm nodes: few MEPs in local derandomizing buffer

In our view, this looks like a straight-forward implementation...



S-ODIN data bank

S-ODIN transmits a data bank for each accepted event in a MEP

→ Run number, event identifier, orbit number, bunch identifier, UTC time, event type, trigger mask, bunch crossing information

S-ODIN data bank and LLT data bank is merged

(reminder: LLT is in same board as new S-ODIN)

- → Info about timestamp, trigger type, bxid, trigger decision...
 - Mostly like now
- → Will need at least 10GbE connection directly to FARM
 - what about 40GbE...? ©
 - has to allow bandwidth partitioning as well
 - In fact «several» 10GbE (n*10GbE...),
 - → reduced bank size for local tests
 - No LLT for instance



Partitioning

Partitioning is assured by having:

- ✓ Many instances of S-ODIN codes inside main FPGA
- ✓ Switching is done inside main FPGA
 - Simply assure that TFC information are sent to right output
- ✓ TFC+ECSInterface «interfaces» S-ODIN with partitioned FE+TELL40 slice(s)
 - Logical distribution of TFC+ECSInterfaces in TELL40s crates
 - Important to respect the «logical concept» of partitioning
 - → Should not span over different sub-systems with same TFC+ECSInterface...
 - → Need at least one dedicated TFC+ECSInterface for each sub-system

TFC+ECS to FE

Remember: load on TFC+ECSInterface CCPC to configure entire FE slice!!



Need to strip out TFC information and ECS information from GBT word

TFC is the same for all FE channels → *would need only some kind of fan-out*

ECS needs addressing scheme based on GBT-SCA → many SCA chips connected to a single GBT frame!



Easy: the GBT-SCA has everything set up (on paper...)

- \rightarrow Only thing is to build proper protocol
- → FE designer selects the bus + addressing scheme, we built a generic entity in TFC+ECSInterface to drive it.









Latency and phase control

Investigate with ALTERA and Jean-Pierre two years ago → Trick is to use the bitslip management already in FPGA ✓ Issue: need 8b/10b encoding → Set a reference value

→ Bitslip the word by the difference between the measured value and the reference value to re-align the words

First implementation seems to work

- → Stress tests various clock loss/recovering situations
- → Estimation of maximum delay in recovering



- ✓ FPGA-to-FPGA GBT protocol: ok, but needs special frame alignment
- → No deterministic latency if no special words are sent!
- → Needs a special word (10 bits minimum) at power-up/after reset/after reconfiguration for the GX buffer to realign to the beginning of the frame + «deterministic latency»
 - First preliminary tests were ok, but needs more validation under stress tests!



S-TFC Master Simulation Block

1. Simulating S-TFC links



S-ODIN ←→ SOL40 link preliminary protocol

➤ TFC control fully synchronous 60bits@40MHz → 2.4 Gb/s (max 75 bits@ 40 MHz → 3.0 Gb/s)

EVENT ID	TFC information	ReedSolomon-FEC
(4-12 bits)	(40-32 bits)	(16 bits)
Γ	 Reed Solomon-encoding used on [¬] maximum reliability (header ~16 bit Asynchronous readout → TFC info 	TFC links for ts) (ref. CERN-GBT) must carry Event ID

Throttle("trigger") protocol

EVENT IDTHROTTLE information(4-12 bits)(20 bits)	OTHERS	ReedSolomon-FEC (16 bits)
--	--------	------------------------------

1. Must be synchronous and carry Event ID

→ Protocol will require alignment similar to TFC protocol

The links are successfully simulated

- → The clock recovery from data stream needs additional firmware logic (thanks for disclosed info from Altera) in order to control the latency and the phase of the clock w.r.t. the data stream
- → Plan to test the link with a (real) board developed in Marseille

N.B. in the full simulation framework, the links are not simulated for "time consuming" reasons but emulated







2. Results (Example 1)

Variables applied:

500E

0

0 2 4



→ No truncation occurred: system undercommitted (overdesigned)
 → ~145kbits of channel data sent through one GBT link over full LHC turn:
 48.3% of GBT link bandwidth + 14% Event Header + 4.8% GBT header (unavoidable)

8 10

6

12

Number of channels

14 16







 \rightarrow Truncation occurred: "raw truncation" = 0.5%

"effective truncation" = 0.4%

→ ~200kbits of data sent through one GBT link over full LHC turn: 68.0% of GBT link bandwidth + 14% Event header + 4.8% GBT header (unavoidable)

Lab work and planned tests

Some lab work has already started (in parallel to current operations):

- Set up a S-TFC test stand at the pit
- 2. First prototype of Marseille's AMC board
 - First version of firmware with GBT protocol in it (developed in Marseille)
 - First version of control software in NIOS (developed in Marseille)

Done!

One word of acknowledgment for the work done by Jean-Pierre and Frederic Hachon in Marseille

Done!

Done!

- Get acquainted with the hardware 3.
- Send first trigger words 4.
 - 8b/10b protocol: using ALTERA features
 - GBT protocol: not possible to use ALTERA features
- 5. Stress tests to validate latency control
- Stress tests to validate phase control 6.
- Implement first version of S-ODIN firmware with functionalities presented here 7.
 - Including first version of SOL40
- Develop first single-AMC test stand board with firmware + software to control the hardware 8.
 - Need dedicated simulation framework → Already developed in 2009 (see https://indico.cern.ch/conferenceDisplay.py?confld=6530 → Needs mostly adaptations ...
 - Work to control (software) the single AMC card done using ALTERA tools









