

DATACENTER IMPERATIVES IN THE NEW ERA

HERBERT CORNELIUS
TECHNICAL DIRECTOR ADVANCED COMPUTING, EMEA



Legal Disclaimer

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

All products, computer systems, dates, and figures specified are preliminary based on current expectations, and are subject to change without notice.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copyright © 2012, Intel Corporation. All rights reserved.

**Other names and brands may be claimed as the property of others.*

IT
WOVEN INTO THE

FABRIC OF SCIENCE & BUSINESS

WORLD OF SCIENCE & BUSINESS

DATACENTER EVOLUTION



AND NOW....

**DATACENTER
1990 - 2000**

"DIVERSITY OF SYSTEMS"

**DATACENTER
2000 - 2010**

"VIRTUALIZED RESOURCE POOLS"

INTEL

DATACENTER AS A SYSTEM

FACILITIES NETWORKING HARDWARE SOFTWARE OPERATIONS



ENABLING "*IT as a SERVICE*"

seamlessly integrated system architecture operating as one resource

IMPERATIVES

Competitiveness

Performance, Efficiency & Agility

Convergence

Between Compute, Storage, Networking

Capabilities


To Unlock Insights of Big Data

TRANSFORMING THE ECONOMICS OF HPC

Predictable Silicon Track Record

Executing to Moore's Law

Enabling new devices with higher performance and functionality while controlling power, cost, and size




**On Track
14nm**



PROCESS TECHNOLOGY RESEARCH @ INTEL

65nm	45nm	32nm	22nm	14nm	10nm	7nm	Beyond
2005	2007	2009	2011	2013**	2015**	2017**	2019+



**projected

Potential future options, no indication of actual product or development, subject to change without notice.



INTEGRATION

Example: Intel® Architecture More Performance and New Capabilities



integrated
Integer ALU

+ integrated
Floating-Point
+ integrated
Cache

+ integrated
SIMD
+ Multi-Core

+ integrated
Memory
Controller


+ integrated
Graphics
+ integrated
I/O

★ New Instructions



TICK-TOCK DEVELOPMENT CYCLES


Integrate. Innovate.



**Intel® Architecture Instruction Set Extensions Programming Reference, #319433-012A, FEBRUARY 2012



FROM TERAFLUPS TO MILLIWATTS



Energy
Efficient

INTEL

EFFICIENCY EXAMPLE AT SCALE

SUPERCOMPUTING

Top 500*
(1997 - 2012)



1500X
Performance

4X
Power Increase

100X
Reduction
In cost per
FLOP

Driven by Moore's Law & Architecture
Innovation

Source: Intel Analysis / Top500



Supercomputer Solutions

Moving HPC Forward

WORLD RECORD! "Beacon" at NICS

Xtreme-X™ Supercomputer

1 Solution Designed for High Performance and High
ly Con

Intel® Xeon® + Intel Xeon Phi™ Cluster
Most Power Efficient on the
TOP500 List Nov'2012:

2.449 GFLOPS / Watt

70.1% Efficiency




INTEL TERASCLAE RESEARCH

MANY-CORE COMPUTING




Teraflops
of computing power

3D STACKED MEMORY



Terabytes
of memory bandwidth

SILICON PHOTONICS




Terabits
of I/O throughput

Future vision, does not represent real products.

ASSUMING EXASCALE COMPUTING AT 20MW ... BY 2020


New Forms of Energy




Ecological Sustainability



Space Exploration



Medical Innovation



And many others....

Data Center Sized Exascale System

Lower Volume
Higher Cost

20MW



Rack Sized Petascale System

"Mainstream"

20KW



Embedded Terascale System


Higher Volume
Lower Cost

20W

HPC: THE PATH TO EXASCALE


Processors

Intel® Xeon® Processor



Co-Processor

Intel® Many Integrated Core



Fabrics



Scalability

Software



Parallelism

HPC: THE PATH TO EXASCALE (CONT.)

Memory & Storage



Networking



Reliability & Resiliency



Power Management




HOLISTIC OPTIMIZATION

TCO




AGILITY



The Server, Network, Storage
LINES ARE BLURRING

NEW STORAGE OPTIMIZATIONS

DRIVEN BY
COMPUTATION



**Intelligent
Tiering**



**Real Time
Compression**



**Thin
Provisioning**

NON VOLATILE MEMORY

Changing The Game In
Datacenter Storage



4X

More
IOPs vs. HDD

90%

LOWER
POWER CONSUMPTION

Ideal For Accelerating
I/O & Throughput-bound
Applications

Source: SNIA, 2011


NETWORK BANDWIDTH

10GbE is required to make
the transition to scale -
evolving
to 40GbE to 100GbE
... and beyond


10GBASE-LR

FABRICS INTEGRATION

TODAY



FUTURE




Benefits: *Performance . Scalability . Efficiency . Power . Space . Costs*

SOFTWARE DEFINED NETWORKS

Agility And Scale for Next Gen Networks



DISCRETE
FIXED FUNCTION



VIRTUALIZED
SW DEFINED






DATA CENTER RACK DESIGN EVOLUTION



Step 1: Physical
Sheet Metal Reduction
Consolidated Power Supply



- Distributed Switches
- Optical Interconnects
- Storage Appliances
- Shared I/O

Step 2: Distributed I/O
Switching and Storage
Disaggregation



Step 3: Subsystem
Compute, Memory & I/O
Disaggregation



**MACHINE &
SENSOR
GENERATED**

BIG DATA

*Challenges and
Opportunities*



**HUMAN
GENERATED**



**BUSINESS
GENERATED**

IT IS TRANSFORMING

Convergence For Performance, Efficiency & Agility

Datacenter Is The System

INTEL
INNOVATION & LEADERSHIP
FOR THE ROAD AHEAD

Thank You.

