




# FPGA-based 10-Gbit Ethernet Data Acquisition Interface for the Upgraded Electronics of the ATLAS Liquid Argon Calorimeters


J. Philipp Grohs on behalf of the ATLAS Liquid Argon Calorimeter group • philipp.grohs@tu-dresden.de

## Motivation

### LHC Upgrade Schedule:




A stepwise upgrade of the LHC is foreseen starting now until the year 2023 to increase the instantaneous luminosity up to the fivefold of its design value. This implies a challenge for the ATLAS detector to cope with increased particle densities, especially for the Level-1 calorimeter trigger system. In order to keep the trigger rates within the limited bandwidth new algorithms (Figure right) have to be applied which in turn requires an upgrade of the ATLAS Liquid Argon calorimeter trigger readout electronics [1]. Towards this upgrade, the ATLAS LAr Calorimeter group develops a high-speed data acquisition interface in ATCA standard.




## ATLAS Liquid Argon Calorimeter Electronics Upgrade

Due to the expected increased instantaneous luminosity of the LHC after 2018 an upgrade of the ATLAS Liquid Argon (LAr) Calorimeter trigger readout electronics is required. The front end electronics (FE) on the detector is going to be extended such that the current trigger towers (TT), which are the analog sums of 60 calorimeter cells, are split into 10 Super Cells whose output signal will be digitized with 40 MSPS with at least 12 bit precision within the FE while keeping the current TTs as legacy system. The digital Super Cell data are transmitted via optical fibers to the LAr back end electronics (BE) offside the detector where the energy and time reconstruction is performed by FPGAs.



The BE will be housed in ATCA crates and is going to send data to the Level-1 Trigger as well as to a PC farm for DAQ and monitoring purpose [1]. The fast and reliable data transfer to this PC farm is the objective of the development efforts.

## Test Setup Overview



The depicted test setup contains all components to evaluate the 10 Gbps Ethernet connections between the BE and the consecutive PC farm. An ATCA crate houses a FPGA test board to run energy and time reconstruction algorithms and to send data over the ATCA backplane to an ATCA switch and further to the readout PC. The goal is to demonstrate a highly reliable data transmission directly from an FPGA to a PC with a 10 Gbps standard protocol and almost only commercial hardware.

## Back-End Readout FPGA Firmware

### FPGA ATCA Test Board

#### Xilinx Virtex 5—XC5VFX70T

Firmware developed to evaluate the 10 Gbps UDP/IP Ethernet connection between FPGA and DAQ PC using available XGMAC and XAUI Cores by Xilinx. The UDP/IP Sender Module waits for commands from the DAQ PC via UDP/IP to send data to the DAQ PC.

**VHDL UDP/IP Sender Module**  
FSM waiting for commands from PC to send Readout Driver fragments with random content via UDP/IP to the PC. The UDP frame size is configurable from remote.

**SET:** stop data sending  
set UDP frame size

**DATA:** continue data sending

**STOP:** stop data sending

**RESET:** reset state

XGMII  
64 bit

**XGMAC Core**  
Virtex 5 and Virtex 7  
10 GbE XGMAC Core  
license kindly provided  
by Xilinx.

**XAUI Core**  
Freely available.

**GTX-Tranceiver**

ATCA Backplane 10 GbE XAUI


RadiSys 10GbE Switch ATCA-2210

DAQ Linux PC, sends commands and receives UDP/IP data

## DAQ PC Software

### Data Transmission Performance Tests:

Continuous UDP/IP data stream from FPGA received by PC. Two billion UDP 9000 byte frames transferred within four hours without any loss of frames. The resulting data rate is **9.983 Gbps**. NIC and UDP receiver process were bound to specific CPUs.



### ATLAS TDAQ Software Integration:

Installation of the ATLAS TDAQ software on PC done, adaption ongoing.

