




HEP 2013
Stockholm
18-24 July 2013
(info@eps-hep2013.eu)

Radiation-hard Active Pixel Detectors based on HV-CMOS Technology for HL-LHC Detector Upgrades

Sergio Gonzalez Sevilla
(University of Geneva)

on behalf of the participating institutes:

**U. Bonn, CERN, CPPM Marseille, U.
Geneva, U. Glasgow, U. Heidelberg, LBNL**



UNIVERSITÉ
DE GENÈVE





UNIVERSITY
of
GLASGOW



UNIVERSITÄT
HEIDELBERG
ZUKUNFT
SEIT 1386







The High-Luminosity LHC (HL-LHC)




New ATLAS tracker


- Conditions at $5 \times 10^{34} \text{ cm}^{-2}\text{s}^{-1}$:
 - ▶ radiation damage
 - ▶ channel occupancy
 - particle multiplicity $> 10^5$ particles $|\eta| < 3.2$




- New ATLAS Inner Detector
 - silicon-based tracker (pixels + strips)
 - ▶ maintain / improve current tracking capabilities
 - ▶ better detector granularity, radiation hardness
- New Detectors: lowest price while rad-hard !
 - ▶ possibility of existing industrialized processes ?



High-Voltage CMOS




- High Voltage-CMOS (HV-CMOS) technology
 - ▶ standard industrialized process (low-cost, large availability)
- HV-CMOS as monolithic pixel particle detector
 - ▶ project initiated by I. Peric (U. Heidelberg)
 - ▶ sensor based on multiple-well structure
 - entire CMOS electronics inside the deep N-well ➔ “smart diode” ➔ “smart diode array”
 - ❖ PMOS transistors directly in the deep N-well
 - ❖ NMOS transistors within P-well embedded in deep N-well





Technology	Austria Microsystems (AMS) + IBM 350 nm / 180 nm
Substrate resistivity	$> 10 \Omega\text{cm}$
Pixel size	down to $20 \mu\text{m}$
Depletion depth	$\sim 10 - 20 \mu\text{m}$
Reverse bias voltage	$\sim 60 - 100 \text{ V}$
Charge collection time	$\sim 40 \text{ ps}$
Signal (mip)	$\sim 2000 \text{ e}^-$




Capacitively coupled detector



- Implementation of on-sensor CMOS electronics (e.g. charge sensitive amplifier, etc.) → signal transmission by **capacitive (AC) coupling**
 - ▶ signal transmitted to the charge sensitive amplifier in the the readout ASIC
 - ▶ no need of costly bump-bonding process
- Gluing process:
 - ▶ alignment precision: < 5 μm
 - ▶ glue layer thickness: < 5 μm





HV2FEI4 prototype chip




- Chip-size: $2.2 \times 4.4 \text{ mm}^2$
 - ▶ pixel matrix: 60×24 sub-pixels (unit cell = 6 pixels, each $125 \times 33 \mu\text{m}^2$)
- HV2FEI4 compatible with:
 - ▶ ATLAS FEI4 (ATLAS pixel readout ASIC)
 - bump-bonding or capacitive coupling
 - ▶ strip readout
- Charge sensitive amplifier, discriminator
- On-chip bias DAC, configuration via FPGA

Unit cell structure of the HV2FEI4 prototype




Readout modes




- Capacitively coupled readout chip
 - ▶ unit cell corresponding to two ATLAS FEI4 readout-chip pixels
 - ▶ combine sensor sub-pixels for AC readout
 - ▶ different current amplitude per pixel → hit position from pulse-height information
 - improvement in resolution without changes in readout chip
- Readout as a strip-like detector
 - ▶ sum all pixels in a row → “virtual strip”
 - multiple connections possible (crossed-strips)
 - ▶ hit position along strip encoded as pulse-height → Z-resolution improved


Pixel readout (AC coupling)





Strip readout



Pixel readout




- FEI4 ASIC glued to HV-CMOS sensor
 - ▶ β^+ signal detection from ^{22}Na radioactive source




HV2FEI4
- pixel size: $125 \mu\text{m} \times 33 \mu\text{m}$
- 60 columns x 24 rows

FEI4 readout chip
- pixel size: $250 \mu\text{m} \times 50 \mu\text{m}$
- 80 columns x 336 rows

Sub-pixel encoding





- FEI4 readout chip:
 - ▶ Time-Over-Threshold (ToT) information (4 bits)
- sub-pixels within group of three could be distinguished




Strip readout


- Analog readout chip: BEETLE (LHCb velo)
- Proof-of-principle of position-encoding along virtual strip



Row 0




Row 12





Row 23




Irradiation results on HV2FEI4_v1 (1/2)





- Neutron irradiation (Ljubljana)
 - ▶ $10^{15}, 10^{16}$ n_{eq}/cm²
- measurements with ⁹⁰Sr source
- Running conditions:
 - ▶ room temperature
 - ▶ bias voltage: ~ -20 V
 - ▶ self-trigger & scintillator




Irradiation results on HV2FEI4_v1 (2/2)




- Additional irradiations:
 - ▶ protons (CERN SPS)
 - ▶ X-rays (CERN) → up to 50 MRad
- First version of HV2FEI4 not fully rad-hard
 - ▶ expected !!
 - usage of standard cells
 - ▶ rad-hard wrt bulk damage




HV2FEI4_v2




- Second version of the HV2FEI4 chip
 - ▶ more radiation tolerant
 - circular devices, guard rings, etc.
- First irradiation results (X-rays)
 - ▶ no significant degradation (50 MRad)



"Rad-hard" pixels "Normal" pixels "Simple" pixels



Summary



- First prototypes of HV2FEI4 chip fully working
 - ▶ Compatible with both pixel (AC & DC) readout, strip-readout
 - ▶ Very promising results so far:
 - demonstration of sub-pixel encoding (CCPD) and position encoding (virtual strip)
 - first prototype sensor (specifically non-radhard) alive after 10^{16} n_{eq}/cm² !!
 - second version (HV2FEI4_v2) with improved radiation hardness
- HV-CMOS appears as a very promising technology for future particle tracking detectors in the HL-LHC
 - ▶ low-cost commercial technology, high-availability
 - no bump-bonding needed !!
 - ▶ low-mass (thin) sensors, low-power, high SNR (even at room temperature)
 - ▶ rad-hard, improved spatial resolution
- Next steps:
 - ▶ more radiation-hardness studies
 - ▶ prototypes for ATLAS pixel and strip detector modules

