

DEPFET

Active pixel sensors for future e^+e^- experiments

Carlos Marinas
University of Bonn

On behalf of the DEPFET Collaboration




- DEPFET for future colliders
 - SuperKEKB and ILC


- DEPFET system
 - Sensor development
 - ASICs

- Latest results
 - Lab and beam tests

The Belle II Collaboration decided on DEPFET as baseline for the pixel detector



Belle II PXD



ILD 5-layer VXD

	Belle II	ILD LOI 5-layer layout	
Radii	14, 22	15, 26, 38, 49, 60	mm
Ladder length	90 (L1), 122 (L2)	123 (L1), 250 (L2-L5)	mm
Sensitive width	12.5 (L1-L2)	13 (L1), 22 (L2-L5)	mm
Number of ladders	8, 12	8, 8, 12, 16, 20	
Pixel size	50x50 (L1), 50x75 (L2)	25x25 (L1-L5)	μm^2
Frame rate	50	20 (L1), 4 (L2-L5)	kHz

The Belle II PXD DEPFET ladders: *almost* prototypes for L1 and L2 of ILD



- Both detectors have very similar requirements

	Belle II	ILC
Occupancy	0.4 hits/ $\mu\text{m}^2/\text{s}$	0.13 hits/ $\mu\text{m}^2/\text{s}$
Radiation	2 Mrad/year	< 100 krad/year
	$2 \cdot 10^{12}$ 1 MeV n_{eq} per year	10^{11} 1 MeV n_{eq} per year
Duty cycle	1	1/200
Frame time	20 μs	25-100 μs
Momentum range	Low momentum (< 1 GeV)	All momenta
Acceptance	17° - 155°	6° - 174°
Material budget	0.21% X_0 per layer	0.12% X_0 per layer
Resolution	10 μm (50x75 μm^2)	3 μm (20x20 μm^2)



→ Belle II presents more severe challenges than ILC in many different aspects

DEPFET – DEpleted Field Effect Transistor

- Concept: amplifying transistors in a fully depleted bulk
- Internal gate forms potential minimum for e^-
- Stored charge modulates the channel current
- Small intrinsic noise
- Sensitive off-state, no power consumption
- Internal amplification $g_q \sim 0.3 - 1.0 \text{ nA}/e^-$




- Pixels are arranged in a matrix
- Row wise readout
- Gate, clear lines need Switcher steering chip
- Long drain readout lines to keep material out of the acceptance region




The DEPFET ladder


SwitcherB Row control



AMS/IBM HVCMOS 180 nm
 Size $3.6 \times 1.5 \text{ mm}^2$
 Gate and Clear signal
 Fast HV ramp for Clear
 Rad. Hard proved (36 Mrad)




DCDB (Drain Current Digitizer) Analog frontend



UMC 180 nm
 Size $5.0 \times 3.2 \text{ mm}^2$
 TIA and ADC
 Noise 35 nA @ 100 ns/row
 Rad. Hard proved (20 Mrad)

DHP (Data Handling Processor) First data compression




IBM CMOS 90 nm (TSMC 65 nm)
 Size $4.0 \times 3.2 \text{ mm}^2$
 Stores raw data and pedestals
 Common mode and pedestal correction
 Data reduction (zero suppression)
 Timing signal generation
 Rad. Hard proved (100 Mrad)



The DEPFET ladder

The full-size close to final versions of the ASICs are designed, produced and found to work


SwitcherB Row control




AMS/IBM HVCMOS 180 nm
Size $3.6 \times 1.5 \text{ mm}^2$
Gate and Clear signal
Fast HV ramp for Clear
Rad. Hard proved (36 Mrad)



DHP (Data Handling Processor) First data compression



DCDB (Drain Current Digitizer) Analog frontend






UMC 180 nm
Size $5.0 \times 3.2 \text{ mm}^2$
TIA and ADC
Noise 35 nA @ 100 ns/row
Rad. Hard proved (20 Mrad)


IBM CMOS 90 nm (TSMC 65 nm)
Size $4.0 \times 3.2 \text{ mm}^2$
Stores raw data and pedestals
Common mode and pedestal correction
Data reduction (zero suppression)
Timing signal generation
Rad. Hard proved (100 Mrad)

Thin DEPFET sensors

Use anisotropic etching on bonded wafers to create a thin, self-supporting sensor
→ One material: uniform and small thermal expansion





PXD6 DEPFET latest prototype production



- 8 SOI wafers with 50 μm thin sensors (400 μm handle)
- Small test matrices to test different pixel sizes (50-200 μm)
- Design variations: short gate lengths, clear structures, drift
- Full size sensors –half ladders for prototyping
- Technology variations on the wafer level



90 steps fabrication process:

- 9 Implantations
- 19 Lithographies
- 2 Poly-layers
- 2 Alu-layers
- 1 Copper layer
- Back side processing






First 50 μm thin DEPFET sensors produced!

- Zero suppressed readout with the minimum necessary amount of components:
 - One Switcher-B
 - One DCDBv2
 - One DHP 0.2
 - Small thin matrix: Belle II SD PXD6 type, 16x128 pixels, 50x75 μm^2 pitch
- Frame rate: 300 kHz (small matrix)



Laboratory tests: DEPFET sensor




- Biasing optimization (HV, ClearGate, Drift)
- Laser scan
 - Charge collection homogeneity
 - In pixel studies
- Radioactive source
 - System calibration



Homogeneous charge collection


Laboratory tests: DCD

- DCD dynamic measurements
Readout speed with single sampling
- Belle II PXD frame readout: 20 μs
(50 KHz frame rate)
- Read-clear cycle: 100 ns
(768 rows, 4 fold readout)



Long drain lines ~ 60 pF parasitic capacitance

Laboratory tests: DHP serial link



+ pre-emphasis

**Irradiated (100 Mrad) DHPT 0.1, can drive
15 m of Infiniband cable**

Beam tests

- **DEPFET PXD6 extensively tested over the last campaigns**
 - 120 GeV pions at CERN-SPS**
 - 1-5 GeV electrons at DESY**
- **Sensor properties**
 - Charge collection homogeneity, operating points, efficiency, angular scans**
 - Various pixel sizes, gate lengths, clear structures, drift regions and pixel designs**
- **System related aspects**
 - Power supply prototypes**
 - DHH and ONSEN readout**

Here, just an appetizer





PXD6 Belle II design

Thin 50 μm sensor

Pitch 50x75 μm^2

Targeted speed readout


Belle II prototype power supply



Hybrid (Gate length)	Pitch [μm^2]	g_q [pA/e^-]	Residuals [μm]
H.4.1.04 (6 μm)	50x50	275	~ 12 (Perpendicular incidence)
H.4.1.15 (5 μm)	50x75	600	~ 17 (Perpendicular incidence)

Electric MultiChip Module (E-MCM)

E-MCM: Everything but the DEPFET
Electrically active prototype of a half ladder




3 metal layers on periphery

Bump bonded ASICs

4 layer kapton cable attached and wire bonded to Si-Module for I/O and power

Electric MultiChip Module (E-MCM)

E-MCM: Everything but the DEPFET
Electrically active prototype of a half ladder




Circuitry for DEPFET emulation Long drain lines to DCD

Capacitors for SW tests


- Metal system as close as possible to final → Electrical information
- Commissioning: Flip chip, discrete components and kapton attachment



E-MCM in reality

→ Modules produced, tested and flip chipped



Detail of the
Switcher landing
area





- The DEPFET Collaboration is developing ultra-transparent pixel sensors with integrated amplification
- The good performance of the DEPFET detector system in terms of SNR, spatial resolution, readout speed is demonstrated
- The Belle II PXD boosted the development of DEPFET detectors
 - Direct benefit towards the ILC-VXD project (ILD-VXD layer concept '*engineered*')
- Building a real system: Every detail (although not covered here) is being considered
 - Cooling, mechanics, DAQ, ...

Thank you

