The VFAT Production Test Platform for the TOTEM Experiment

P.Aspell^a, V.Avati^{a,b}, W.Bialas^a, J.Kaspar^{a,c}, J.Kopal^c, J.Petäjäjärvi^d, E.Radicioni^e, J.Rouet^a, W.Snoeys^a, P.Vichoudis^a

^a CERN, 1211 Geneva 23, Switzerland ^bPenn State University, Dept. of Physics, University Park, PA, USA [°]Inst. of Physics of the Academy of Sci. of the Czech Republic, Prague, Czech Republic

differential Helsinki Inst. of Physics and Dept. of Physical Sci., University of Helsinki, Finland ^eINFN Sezione di Bari, Bari, Italy

Topical Workshop on Electronics for Particle Physics Naxos, Greece / September 15-19, 2008

VFAT & VFAT hybrids

For the charge readout of silicon and gas detectors within the TOTEM [1] experiment of the LHC, a front-end ASIC, has been designed. The VFAT [2,3] produces both "Trigger" and "Tracking" information. The "Trigger" information, in the form of a programmable fast "OR", can be used for trigger building. The "Tracking" information is in the form of binary "hit" channel data corresponding to a given clock period selected by a first level trigger (LV1A).


The VFAT has 128 channel inputs. Each channel contains a low noise pre-amplifier and shaper followed by a comparator. Following the comparator are the digital circuits used for generating the "Fast-OR" outputs, data storage and data packet construction.

On receipt of a trigger (occurring after a given latency period), the corresponding binary data is packaged together with time stamps and other information (i.e. ChipID, CRC) into a 192-bit data packet.

Two types of hybrids produced for TOTEM incorporate VFAT chips: The GEM/CSC gas sensor hybrid, containing 1 VFAT chip and the Roman Pot hybrid, containing 4 VFAT chips.



VFAT mounted on a gas sensor hybrid. The chip and bond wires are protected from damage by a protective cap (not shown).



A Roman Pot hybrid containing 4 VFAT chips bonded to an edgeless silicon sensor.


The TOTEM Test Platform (TTP)

The Totem Test Platform (TTP) was conceived to be a "light" front-end Control, Triggering and Readout system for the production test of VFAT together with the hybrid. The goal was to have a compact and portable test bench for VFAT hybrids that can be controlled by USB connection from a laptop.


The TTP is a compact (26cm x 10 cm) card, that is based around the following components:

- An FPGA (EP2C20F484C6N of the Cyclone II [4] FPGA family by Altera Corporation).
- A Roman Pot hybrid socket.
- Four GEM/CSC hybrid sockets.
- A socket for an i2c master hybrid ("CCUM", that hosts a custom rad-hard i2c master ASIC namely CCU25 [5])
- A socket for a clocking & triggering hybrid ("TTCrm", that hosts a custom rad-hard ASIC namely TTCrx [6])).
- A USB 2.0 full speed interface (FT245BL [7] by FTDI ltd).
- A USB 2.0 high-speed interface (CY7C68001-56PVC or "SX2" [8] by Cypress semiconductors).
- 8. Linear Regulators.

The TTP architecture is largely based on an existing test bench developed for the CMS Preshower [9].



A photograph of the TTP itemizing its main components



Block diagram of the TTP architecture.

The Testing Procedure


The VFAT controller is used (as it's name suggests) to control VFAT operation. The VFAT controller panel serves two functions.

The first is a search for all components responding to I2C commands on the I2C bus. The results of the search are displayed on the top line indicating the number of VFATs found, their chip ID and other components such as CCU etc. The rest of the panel is used for downloading constants to the VFAT internal registers. In this way the VFAT mode of operation can be chosen and the biasing set-up. The panel also reads back from VFATs the downloaded parameters to verify the communication.

A second VFAT Controller panel is used to command VFAT during manual tests. The third panel is used to select test procedures used in systematic chip testing.

The functions of the different routines available in the VFAT Controller are detailed in the adjacent table.

The results are summarised in a summary file as well as fits and acceptance cuts. These summary files are stored in unique directories created from VFAT IDs and measurement timestamps. For detailed study; the results can be visualised by the analysis software.




VFAT Controller first panel used for initialisation of VFATs.


Name	Description
Power	The power consumption is
	·
measurement	measured automatically for VFATs in "Sleep" and "Run" modes.
I2C Check	Writes and reads to all VFAT
	internal registers and verifies the
	consistency of results.
Data packet	Vigorously applies multiple triggers
check	to VFAT and checks consistency of
	the data packets with a reference file. This routine checks the
	memory logic functions such as counters, flags, CRC etc.
Mask check	Each channel is masked and input
	signals applied to verify "mask"
	functionality.
DAC scan	Routes the analog output of each
	DAC in turn to the DCU and scans
	the 8 bit DAC range. This is an
	important operation for calibration
	of the chip.
Pulse Scan	Characterisation of the analog
	performance such as signal to noise
	and threshold. A channel is
	selected and an input charge swept
	through a fixed threshold providing
	data for S-curve analysis. Options
	include polarity of signal charge
	and High or Low resolution. High
	Res. instructs VFAT to inject charge
	to one channel at a time while Low
	Res. performs the procedure on
	many channels simultaneously.
Rinany Scan	
Binary Scan	The binary scan is a quick method for identifying excessively poisy
	for identifying excessively noisy
	(singing) channels or dead
	channels. For each channel in turn,
	a constant signal charge is
	delivered a number of times well
	above threshold. A channel
	operating correctly will show the
	number of hits equal to the number
	of signal charge pulses (100%). A
	singing channel will also record hits
	when no signal charge is applied

Below shows the response of DACs following the DAC scan. From these curves a precise knowledge of the analog biases and calibration of charge delivery can be obtained.


The results of the Pulse Scan can be viewed in the form of S-Curves. An S-Curve (shown in the top right hand plot below) is a histogram of hits on a selected channel as a function of input pulse amplitude. Starting below threshold with 0% of hits and continuing to well beyond threshold (to 100% of hits) an "S" is formed. An error function fit to the curve yields the noise and threshold as the sigma and mean of the fit.




Visualisation of the response of internal VFAT DACs



Analysis showing selection of an individual channel's S-curve (top right) and the noise as a function of channel number (bottom right).





Results from a binary scan. Each of the 128 channels was pulsed 80 times in turn. A healthy channel returns 80 hits. The left hand plot identifies a dead channel (with 0 hits) and the right hand plot identifies a "singing" channel.

REFERENCES [1] TOTEM Collaboration "The TOTEM Experiment at the CERN Large Hadron Collider", 2008 JINST 3 S08007.

[2] P.Aspell et al. "VFAT2: A front-end system on chip providing fast trigger information, digitized data storage and formatting for charge readout of multi-channel silicon and gas particle detectors." Proceedings of the Topical Worshop on Electronics for Particle Physics TWEPP-07, p.292, CERN-2007-007, ISBN 978-92-9083-304-8. [3] P. Aspell "VFAT2 Operating Manual, Internal note: "http://totem.web.cern.ch/Totem/work_dir/electronics/totelwork_files/PDFgeneral/VFAT2Manual.pdf

[4] Altera Corp. "Cyclone II Device Handbook, Volume 1", February 2007. [5] C. Paillard, C. Ljuslin, A. Marchioro "The CCU25: a network oriented Communication and Control Unit integrated circuit in a 0.25 μm CMOS technology", Proceedings of the 8th Workshop on electronics for LHC and future experiments, Colmar (2002), CERN-LHCC-2002-003 (2002), 174. [6] J. Christiansen, A. Marchioro, P. Moreira and A. Sancho "Receiver ASIC for Timing, Trigger and Control Distribution in LHC Experiments", IEEE Trans. Nuclear Science, Vol. 43, June 1996, pp.1773-1777.

[7] FTDI Ltd. "FT245BL - USB FIFO (USB - Parallel) I.C.", 2005. [8] Cypress Semiconductor Corp. "EZ-USB SX2™ High-Speed USB Interface Device", December 2005.

[9] D.Barney, Y.Beaumont, W.Bialas, J.Domeniconi, A.Go, S.Reynaud, G.Sidiropoulos, P.Vichoudis "A flexible stand-alone testbench for facilitating system tests of the 10th Workshop on electronics for LHC and future experiments, Boston (2004), CERN-LHCC-2004-030 (2004), 127.

and hence will record greater than

100% whilst a dead channel 0%.