

A Fast Architecture Providing Zero Suppressed Digital Output Integrated in a High Resolution CMOS Pixel Sensor for the STAR Vertex Detector and the EUDET beam Telescope

- IRFU & IPHC group -

Outline

- Physics motivation of MAPS (Monolithic Active Pixel Sensors) R&D
- Achieved MAPS performances
- MAPS applications: the STAR vertex detector upgrade & the EUDET beam telescope
- High readout speed, low noise, low power dissipation, highly integrated signal processing architecture
- Conclusion

Christine HU-GUO (IPHC-Strasbourg)

MAPS: Physics Motivations

- **Flavor tagging takes growing importance for understanding the dynamics underlying elementary process in HEP experiments**
 - ↳ Study short lived particles through their decay vertex

- **Vertexing & Tracking:**
 - ↳ Need excellent reconstruction of secondary vertices
 - Granularity & low material budget
 - ↳ Need precise measurement of the momenta of tracks
 - ➔ Improve the system's accuracy by an order of magnitude w.r.t. the state of the art


- **Existing pixel technologies are not adequate for this requirement level:**
 - ↳ CCD (SLD): granular and thin BUT too slow and not radiation hard
 - ↳ Hybrid Pixel Sensors (Tevatron, LHC): fast and radiation hard BUT not granular and thin enough

- **Aim for an ultra-light, very granular, radiation tolerant, fast and poly-layer vertex detector installed very close to the interaction point**
 - ↳ Demanding running conditions (occupancy, radiation) !!!

- ➔ **MAPS provide an attractive trade-off between granularity, material budget, readout speed, radiation tolerance and power dissipation**






Main Features of MAPS



MAPS: with Analogue Readout

- ENC ~ 10-15 e⁻, S/N (MPV) ~ 15-30
 - ↪ Detection efficiency > 99.5%, even at operation temperature up to 40°C
- Single point resolution: ~ 1-3 μm for pixel pitches of 10-40 μm



BUT: moderate readout speed for larger sensors with smaller pitch!

- For many applications: high granularity and fast readout required simultaneously

↪ Integrating signal processing: ADC, Data sparsification, ...

→ R&D on high readout speed, low noise, low power dissipation, highly integrated signal processing architecture with radiation tolerance



MAPS Applications


■ STAR Heavy Flavor Tracker (HFT) upgrade

↪ Vertex detector: 2 cylindrical MAPS layers

- at 2.5 and 7 cm from beam line

↪ Vertex development is a 3-step process:

- 2007: MAPS telescope in STAR environment
 - 3 "MimoStar2" sensors with analogue output
- 2009: 3 detector sectors, "Phase1" sensors
 - Digital output without zero suppression
 - $t_{\text{int}} = 640 \mu\text{s}$, (30 μm pitch), $\sim 2 \times 2 \text{ cm}^2$
- 2010: whole detector, "Ultimate" sensors
 - Digital output with integrated zero suppression
 - Faster ($t_{\text{int}} \sim 200 \mu\text{s}$) and more granular (18.4 μm pitch), $\sim 2 \times 2 \text{ cm}^2$




■ EUDET is to provide an infrastructure exploiting detector R&D for the ILC

↪ Construct a 6-MAPS planes beam telescope

- Extrapolated resolution $< 2 \mu\text{m}$

↪ 2 steps:

- 2007: demonstrator
 - analog output
- 2009: final telescope
 - Digital output with zero suppression ($t_{\text{int}} \sim 100 \mu\text{s}$)
 - Surface: $\sim 1 \times 2 \text{ cm}^2$



- Two sensors have similar spec.

- ↪ STAR final sensors (Ultimat) spec.:

- Active surface: ~2x2 cm² (EUDET: ~1x2 cm²)
 - Total ionizing dose: 150-300 kRad per year
 - Non-ionizing radiation dose: charged pions <~ O(10¹³) / year
 - Hit density: 10⁶ hits/s/cm²
 - Readout (integration) time: ~200 μs
 - Power consumption: ~100 mW/cm²

- Design according to 3 issues:


- ↪ Increasing S/N at pixel-level
 - ↪ A to D Conversion at column-level
 - ↪ Zero suppression at chip edge level

- Power v.s. speed:

- ↪ Power → Readout in a rolling shutter mode
 - Speed → 1 row pixels are read out //

- Architecture was validated by 2 prototypes:


- ↪ Mimosa22: pixels and A to D conversion
 - 576x128, pixel pitch 18.4 μm
 - ↪ SUZE: zero suppression



In Pixel amplification & Signal Processing

■ Pixel design:

- ↪ Optimize diode size: charge collection, S/N
- ↪ Amplification in pixel: improve S/N
- ↪ Correlated double sampling (CDS) in 2 levels: pixel, discriminator



- Digital commands common for 1 row
- Up to 1152 pixels per row
- RO: 16 clock cycles per row
- CK: 80-160 MHz
- RO time: 100-200ns/row depending on the size of pixel array




In Pixel amplification & Signal Processing (2)

■ Common Source (CS) amplification in pixel

↳ Only NMOS transistors can be used

1


CS + Reset



$$Gain = V_{out}/V_{in} = \frac{g_{m1}}{(g_{m2} + g_{mb2} + g_{ds1} + g_{ds2})}$$

2


Improved CS + Reset



$$Gain = V_{out}/V_{in} = \frac{g_{m1}}{(g_{mb2} + g_{ds1} + g_{ds2})}$$

3

Improved CS + Feedback + Self biased



a negative low frequency feedback was introduced to decrease amplification gain variations due to process variations





In Pixel amplification & Signal Processing (3)

- Measured Mimosa22 pixel (Amp+CDS) performances (20 °C) before irradiation:

Pixel types	Diode size (μm^2)	CVF* ($\mu\text{V}/\text{e}^-$)	ENC (e^-)
CS + Reset 1	15.21	57.3	13.3 \pm 0.1
Improved CS + Reset 2	15.21	57.3	13.0 \pm 0.1
Improved CS + Feedback + self biased 3	14.62	55.8	12.3 \pm 0.1

- After ionizing irradiation, feedback self-biased structure 3 has the best performances



- Power consumption $\sim 200 \mu\text{W}$ / pixel



Increasing Radiation Tolerance in Pixel




■ Ionizing radiation tolerance:

↪ Pixel circuit level:

- ELT for the transistor connected to the detection diode

↪ Diode level:

- Remove thick oxide surrounding N-well diode by replacing with thin-oxide



■ Non-ionizing radiation tolerance:

- ↪ Reducing pixel pitch → pitch < 20 μm → 18.4 μm
- ↪ Increasing sensing diode size: limited by layout
- ↪ Reducing integration time → ~100-200 μs



A/D conversion: Column-level discriminators

- Choice of number of bits depends on the required spatial resolution and on the pixel pitch

↳ These applications → 1 bit → discriminator



- Discriminator design considerations:

↳ Small input signal → Offset compensated amplifier stage

↳ Dim: 16.4 x 430 μm^2

↳ Conversion time = row read out time (~200 ns)

↳ Consumption ~230 μW



- Measurement results of 128 column-level discriminators (Mimosa22):

↳ Temporal Noise: 0.35 mV



↳ Fixed Pattern Noise (FPN): 0.2 mV



Mimosa22 preliminary test results: Pixels + 128 Discriminators

Test in lab:

- ↪ Temporal Noise: 0.64 mV → 11.5 e⁻
- ↪ FPN: 0.22 mV → 3.9 e⁻




Pixel array

Column-level discriminators

Beam test with 120 GeV pions at CERN-SPS

- ↪ Threshold ~ 4 mV → 6 σ noise




- Efficiency > 99.5%
- Spatial resolution < 4 μm
- Fake rate < 10⁻⁴




Zero Suppression (SUZE)

- Connected to column-level discriminators outputs
- Zero suppression is based on row by row sparse data scan readout and organized in pipeline mode in three stages
 - ↪ 1st stage:
 - 1152 columns terminations → 18 banks // scan
 - Based on priority look ahead encoding
 - Find up to N states with column addresses per bank
 - ↪ 2nd stage:
 - Read out outcomes of stage 1 in all banks and keep up to M states
 - Add row and bank addresses
 - ↪ 3rd stage:
 - Store outcomes to a memory
 - memory made of 2 IP's buffers → continuous RO
 - 1 buffer stores present frame,
 - 1 buffer is read out previous frame
 - Serial transmission by 1 or 2 LVDS at up to 160 MHz
- SUZE: all critical paths of design pass test
- Power estimation for full size sensor: 135 mW



Floor Plan of a typical final sensor



EUDET final Sensor has half size
Pixel array: 1152 x 576

- Row sequencer: 350 μm wide, due to 4 level metals, placed at right hand side
- Testability: implemented all along the data path
- Sensor is programmable via a boundary scan controller
 - Bias supplies setting
 - Mode setting



Conclusion


- **Sensor's architecture suitable for:**
 - ↳ **STAR vertex detector upgrade**
 - ↳ **EUDET beam telescope**
- **Development of final sensors for both EUDET and STAR is in progress**
 - ↳ **Final sensors for EUDET before end of 2008**
 - ↳ **Ultimate sensors for STAR in 2009**
- **Readout speed: 10 k frame/s (EUDET)**
- **Still need to improve power budget for STAR application**



- extra



Zero suppression



Pixel array : 576 x 1152 pixels (EUNET)
1024 x 1152 pixels (STAR)

Readout row by row
The row is divided into 18 banks

Analog to digital conversion at the bottom of each column
(Discriminator or ADC)

Zero suppression algorithm :

Find N Hits for each group
Find M Hits for each row
(With N and M determined by pixel array occupancy rate)

Memory witch stores M hits
Memory 0 for frame N
Memory 1 for frame N-1
Serial transmission by LVDS

