

Diagram illustrating the IceCube detector structure. The detector is a large cylindrical structure with a diameter of 65 m. It is composed of a 100 m long cable and surface controllers. The cable is divided into sections, each containing 16 PMTs (Photomultiplier Tubes) grouped by 16, sharing a common triggerless front-end module. The PMTs are arranged in a grid pattern, with a central section highlighted in yellow. The diagram also shows a cross-section of the cable and the arrangement of the PMTs.

```

graph TD
    PMT[16 PMT inputs] --> PS[Preamp. + Shapers]
    PS --> SCA[Switched Capacitor Array  
Time / Charge]
    SCA --> ADC[Wilkinson ADC]
    PS --> AC[Acquisition : Data Capture]
    SCA --> AC
    SCA --> MC[Measure / Conversion : Analog to digital manager]
    ADC --> MC
    MC --> RT[Readout : Data Transfer]
    RT --> M[Memory]
    M --> RT
    RT --> DC[Data to concentrator]
    P[Parameters + Controls] --> AC
    subgraph Digital_Part [Digital Part - Total : 137 I/Os]
        AC
        MC
        RT
        M
    end
  
```

The diagram illustrates the Top Manager system architecture, which is divided into three main functional blocks: Acquisition, Conversion, and Read-Out.

- Acquisition (Red Block):** This block receives two input signals: a "Slow shaper signal" and a "TDC ramp signal" (indicated by a dashed circle). These signals are fed into a "Switched Capacitor Array" (represented by a capacitor symbol).
- Conversion (Yellow Block):** The output from the Switched Capacitor Array is sent to an "Analog to Digital Converter".
- Read-Out (Blue Block):** The output of the Analog to Digital Converter is sent to a "Registers" block, which displays three binary values: 1001, 0111, and 0101. The output of the registers is then sent to a "Shift Register", which in turn sends data to the "DAQ" (Data Acquisition) unit.

The diagram illustrates the digital processing components of the system. It includes the following blocks and their interconnections:

- SCA 1 Chn** (blue box): Receives an **Analog Value** and provides **Read / Write** and **SCA triggered** signals to the **FIFO management of SCA** block.
- FIFO management of SCA** (yellow box): Contains a **State Machine** and a **24 bits Timestamp Counter**. It is connected to **32 Registers of 24 bits** and the **Top Manager**.
- Top Manager** (red box): Acts as the central control unit, connected to the **FIFO management of SCA**, the **12 bits ADC Counter**, and the **Readout module**.
- Readout module** (orange box): Receives data from the **Top Manager** and outputs the **Data Output**.
- 12 bits ADC Counter** (pink box): Receives a **Start Ramp** from the **ADC Ramp** and sends data to the **32 Registers of 12 bits** and the **Top Manager**.
- 32 Registers of 12 bits** (grey box): Stores data from the **12 bits ADC Counter** and provides it to the **Readout module**.
- ADC Ramp** (blue box): Provides the **Start Ramp** to the **12 bits ADC Counter**.
- End Conversion** (triangle): Receives the **Analog Value** and sends a signal to the **12 bits ADC Counter**.

A bracket at the bottom groups the **12 bits ADC Counter**, **32 Registers of 12 bits**, and **Readout module** as the **Digital Part** of the system.

The diagram illustrates the timing of the T&H circuit. It shows the T&H Cell, Read switches, ADC Ramp, and the resulting Time End Conversion and Charge End Conversion signals. The T&H Cell is shown with two inputs: TDC Ramp and Slow Shaper. The Read switches are shown as a vertical bar with two outputs, x1 and x2. The ADC Ramp is shown as a horizontal bar with two outputs, Time End Conversion and Charge End Conversion. The Time End Conversion signal is a blue triangle, and the Charge End Conversion signal is a blue triangle.

**Figure 1: Block diagram and state machines of the SCA1 read/write system.**

**Block Diagram:** The system consists of a **2 x T&H Cells (Asynchronous)** block, an **SCA1 Chn** block, and an **EndReadOut** block. The **EndReadOut** block contains an **RS Cell**, **SetColumn**, **Me Write Column**, **Synch**, **T&H Synch**, and **Me Read Column**. The **EndReadOut** block is labeled **Acquisition @ 40 MHz**. The **SCA1 Chn** block is labeled **Analog Signal**. The **EndReadOut** block has an **EndReadOut** input and a **Reset** input. The **EndReadOut** block has a **ColumnToRead** output.


**Write/Select State Machine:** This state machine has four states: 0 (SCA0 free), 1 (SCA0 written), 2 (SCA1 free), and 3 (SCA1 written). The transitions are: 0 to 1 (Select SCA0), 1 to 2 (SCA0 free), 2 to 3 (SCA1 free), and 3 to 0 (SCA1 written).

**Read State Machine:** This state machine has four states: 0 (SCA0 free), 1 (SCA0 written), 2 (SCA1 free), and 3 (SCA1 written). The transitions are: 0 to 1 (SCA0 free), 1 to 2 (Read OK for SCA1), 2 to 3 (SCA1 free), and 3 to 0 (SCA1 written).

```

graph LR
    Ramp[Ramp] -- StartRamp --> Counter[12 bits Gray Counter]
    Counter -- Counter Value --> Conversion[Conversion : Analog to digital manager  
Data writing in registers]
    Counter -- StartRamp --> Ramp
    ADC[Wilkinson ADC] -- EndConv(31) --> Conversion
    ADC -- EndConv(0) --> Conversion
    Conversion -- Data --> Registers[Registers  
32 x 12 bits]
    Conversion -- Address --> Registers
    Q0[Q(0)] --> ADC
    Q15[Q(15)] --> ADC
    T0[T(0)] --> ADC
    T15[T(15)] --> ADC
    subgraph Digital_Part [Digital Part]
        Ramp
        Counter
        Conversion
        Registers
    end

```

[illegible]

**Technology:** AMS SiGe 0.35 $\mu$ m technology  
**Surface:** 17 mm<sup>2</sup> (5mm  $\times$  3.4mm)  
**Power supply:** 5V / 3.3V  
**Package:** CQFP160

The layout is composed by 10K standard cells (equivalent to 71K transistors). It integrates 1152 memory registers and have a total net length of 1 meter.