



ATLAS
CSC

Ivo Gough
Eschrich

TWEPP08

ATLAS

CSC

Concept

Hardware

Software

Status

Summary

Readout Electronics of the ATLAS Cathode Strip Chambers

Ivo Gough Eschrich

*University of California, Irvine
for the ATLAS Muon Collaboration*

Topical Workshop on Electronics for Particle Physics
Naxos, Greece
September 13–19, 2008



ATLAS
CSC

Ivo Gough
Eschrich

TWEPP08

ATLAS

CSC

Concept

Hardware

Software

Status

Summary

- 1 The ATLAS Experiment
- 2 The ATLAS Cathode Strip Chambers
- 3 The Readout Concept
- 4 The Hardware
- 5 Firmware and Software
- 6 Commissioning Status
- 7 Conclusions



The ATLAS Experiment

3

ATLAS
CSC

Ivo Gough
Eschrich

TWEPP08

ATLAS

CSC


Concept

Hardware

Software

Status

Summary





The ATLAS Cathode Strip Chambers (I)

4

ATLAS
CSC

Ivo Gough
Eschrich

TWEPP08

ATLAS

CSC



Concept

Hardware

Software

Status

Summary



- Muon Spectrometer precision tracking: Monitored Drift Tubes (MDT)
- MDT safe operation up to 150 Hz/cm^2 ; exceeded for $|\eta| > 2$
- CSC considered safe up to 1000 Hz/cm^2 , sufficient up to $|\eta| = 2.7$
- Annual neutron flux for CSCs up to $1.8 \times 10^{12}/\text{cm}^2$ (1 MeV equivalent); total ionizing dose up to 11 Gy/year



The ATLAS Cathode Strip Chambers (II)

5

ATLAS
CSC

Ivo Gough
Eschrich

TWEPP08

ATLAS

CSC


Concept

Hardware

Software


Status

Summary



*ATLAS Muon Side C Endcap region during installation
February 2008*

- Cover high-rate, high-radiation region in endcaps
- $2.0 < |\eta| < 2.7$
- $1\text{ m} < r < 2\text{ m}$
- $|z| \sim 7.5\text{ m}$
- 16 chambers each side





The ATLAS Cathode Strip Chambers (III)

6

ATLAS
CSC

Ivo Gough
Eschrich

TWEPP08

ATLAS

CSC

Concept




Hardware

Software

Status

Summary

Cathode Strip Chamber (CSC) Principles of Operation




- Measure charge induced on cathode strips.
- Interpolate between charge of neighboring strips to determine track position in plane.
- Target resolution $60 \mu\text{m}$ in precision coordinate.
- Small gas volume, use Ar/CO_2 : no hydrogen, low neutron sensitivity.
- Four such layers per chamber: four measured points per track.



CSC Readout Concept (I)

7



On-Detector Electronics

- High radiation environment
- Avoid complex digital circuits
- Sample, shape, store
- Digitize on demand only
- Read out all strips
- 30720 channels total:
4 layers with (192+48) strips each
960 channels per chamber
16 chambers per endcap

Off-detector Electronics

- Low radiation environment
- Perform bulk of data processing
- One “Readout Driver” (ROD) handles 2 chambers
- 8 RODs per crate
- RODs fully control frontend readout
- Required bandwidth for readout links 160 Mbyte/s

ATLAS
CSC

Ivo Gough
Eschrich

TWEPP08

ATLAS

CSC

Concept

Hardware

Software

Status

Summary



ATLAS
CSC

Ivo Gough
Eschrich

TWEPP08

ATLAS

CSC


Concept

Hardware

Software

Status

Summary




- Drift time 30 ns, shape to bipolar pulse, first peak 70 ns after rising edge.
- Sample continuously at 20 MHz: 4 samples cover positive lobe.
- Samples pipelined up to 144 deep, sufficient for 2.5 μ s trigger latency.
- Upon level 1 trigger, digitize and read out 4 consecutive samples



CSC Readout Concept (III)

9

CSC Readout Electronics Overview





CSC Off-Detector Electronics Components (I) 10

ATLAS
CSC

Ivo Gough
Eschrich

TWEPP08

ATLAS

CSC


Concept

Hardware

Software

Status

Summary





CSC Off-Detector Electronics Components (II) 11

ATLAS
CSC

Ivo Gough
Eschrich

TWEPP08

ATLAS

CSC

Concept

Hardware

Software

Status

Summary

ROD

- Infrastructure for data processing
- Motherboard for 13 GPUs
- Two high bandwidth buses
- Controlled via VME64x backplane
- FPGA based (*Xilinx Spartan/Virtex2*)

GPU

- Data processing (in various roles)
Sparsification, cluster identification, fragment building, neutron rejection
- Mezzanine board with DSP
(*300 MHz TI TMS320C6203*)
- DSP programmable in C⁺⁺
- Interface to ROD buses via FPGAs
Xilinx Spartan2

CTM

- I/O (frontend, trigger, DAQ)
- Connects to trigger/timing system via custom backplane
- Controls frontend electronics
- Duplex fiber optic connections to frontend
- GLink protocol implemented in FPGAs
(*Xilinx Virtex2 w/RocketIO*)
- Fiber optic connection to DAQ
via mezz card ('HOLA' SLink, ATLAS standard)



ATLAS
CSC

Ivo Gough
Eschrich

TWEPP08

ATLAS

CSC


Concept

Hardware

Software

Status

Summary



HPU

- Orchestrates SPUs, RPU, DX
- Attaches trigger info to event
- Asserts RODBusY if necessary

SPUs

- Verify frontend data integrity
- Remove noise (subtract pedestals)
- Apply timing cuts
- Identify clusters

RPUs

- Assemble SPU fragments
- Remove non-track hits
- Provide event length to HPU



ATLAS
CSC

Ivo Gough
Eschrich

TWEPP08

ATLAS

CSC


Concept

Hardware

Software

Status

Summary



- DSP software written in C++, time critical parts in assembly language
- Supporting firmware written in Verilog
- Important to maintain continuous pipeline flow *queue everything, no waiting*
- HPU main loop over critical tasks needs to be very fast (10 μ s)
- Cycle-heavy parts of data processing parallelized (SPUs)



CSC Commissioning Status (I)

14

ATLAS
CSC

Ivo Gough
Eschrich

TWEPP08

ATLAS

CSC

Concept

Hardware


Software

Status

Summary



- All hardware installed, connected, and operational.
- Debugging of ROD software/firmware was substantially delayed *several factors involved, expert personnel thinly spread*
- Still tackling stability and rate problems at this point.
- Some infrastructure problems on the way only made things worse..





VME power supply oscillation

- Under certain load conditions, 3.3V and 5V voltage oscillates.
- Eventually leads to PS shutting itself down.
- Can only run max. 3 RODs per crate (need 8).
- Manufacturer now provides fix.
jumper selectable regulation circuit time constant



- These are detached water-cooled PS, attached to rear rack door. Problem not observed with standard PS integrated in bin.
- Connection to VME crate via ~1 m long cables.
- Apparently the extra cable length, together with load pattern, affects voltage regulation.



ATLAS
CSC

Ivo Gough
Eschrich

TWEPP08

ATLAS

CSC

Concept

Hardware



Software

Status

Summary

VME power supply malfunction

- Damaged control cable leads to internal fuse blowing in power supply
- This in turn must have resulted in surge on VME SYSRESET line (!)
- Fatally damaged VME buffer ICs on 8 RODs, 2 SBCs
one ROD with two blown traces!
- Fortunately, replacing the ICs (and jumpering the traces) was sufficient to put RODs back in service.





Conclusions

17

ATLAS
CSC

Ivo Gough
Eschrich

TWEPP08

ATLAS

CSC

Concept

Hardware

Software

Status

Summary

- Muon tracking in the forward region of ATLAS is performed by cathode strip chambers.
- On-chamber readout electronics are kept as simple as is practical.
- Noise reduction measures are entirely performed off-detector.
- Off-detector electronics use DSPs for noise reduction and event building.
- Status: hardware installed, firmware/ software still being debugged.

