Contribution ID: 15

Type: Poster

Design and measurements of SEU tolerant latches.

Thursday 18 September 2008 16:15 (20 minutes)

The single event upset (SEU) tolerance of various latch designs in 0.13um CMOS technology has been studied by both measurement and simulation. The aim of this work is to optimize the design for critical registers on the next generation pixel readout chip for ATLAS upgrades (denominated FE-I4). Results form irradiations with 24 GeV protons will be presented and compared to previous values obtained with heavy ions. Layout effects will be discussed and quantified along with other design considerations.

Primary author:MENOUNI, Mohsine (Unknown)Presenter:MENOUNI, Mohsine (Unknown)Session Classification:POSTERS SESSION