

Development of FE-I4 pixel readout IC

Tuesday, 16 September 2008 11:00 (25 minutes)

A new hybrid pixel readout integrated circuit denominated FE-I4 is being developed for use in ATLAS upgrades. The design goals include 4 times higher rate capability, 4 times the active area (full reticule), and 38% smaller pixels than the presently used FE-I3 IC. The target applications are a possible smaller radius replacement of the present inner layer and/or outer layers or disks of a super-LHC detector. For the innermost layer of a super-LHC detector a further design generation will be needed, and the present effort serves as a stepping stone towards this ultimate goal. Small size analog/digital prototype blocks have been fabricated in 0.13 μ m feature size bulk CMOS technology. An overview of the full chip design-in-progress is presented, along with status and test results from various test chip prototypes.

Primary author: Mr KARAGOUNIS, Michael (Bonn Physics University)

Co-authors: Dr MEKKAOUI, Abderrezak (LBNL); GNANI, Dario (LBNL); ARUTINOV, David (Physikalisches Institut der Universitat Bonn); FOUGERON, Denis (CPPM Marseille); DARBO, Giovanni (INFN Genova); JUNKER, Hubertus (Physikalisches Institute der Universitat Bonn); SCHIPPER, Jan David (NIKHEF); Dr BARBERO, Marlon (Physikalisches Institute der Universitat Bonn); GARCIA-SCIVERES, Maurice (LBNL); MENOUNI, Mohsine (CPPM Marseille); ELY, Robert (LBNL - Lawrence Berkeley National Laboratory); BECCHERLE, Roberto (INFN Genova); Mr KLUIT, Ruud (NIKHEF); HEMPEREK, Thomasz (Physikalisches Institute der Universitat Bonn); GROMOV, Vladimir (NIKHEF)

Presenter: Mr KARAGOUNIS, Michael (Bonn Physics University)

Session Classification: Parallel session A1 - ASICs