## Custom DC-DC converters for distributing power in SLHC trackers

B.Allongue ${ }^{\mathbf{1}}$, G.Blanchot ${ }^{1}$, S.Buso ${ }^{2}$, F.Faccio $^{1}$, C.Fuentes ${ }^{1,3}$, P.Mattavelli², S.Michelis ${ }^{1,4}$, S.Orlandi ${ }^{1}$, G.Spiazzi ${ }^{2}$
${ }^{1}$ CERN - PH-ESE
${ }^{2}$ Dept. Information Engineering, Padova University, Italy ${ }^{3}$ UTFSM, Valparaiso, Chile ${ }^{4}$ EPFL, Lausanne

## Outline

> Power distribution in the trackers

- In LHC trackers and projection to SLHC
> DC-DC converters based solution
- Power losses on cables
- Main challenges in HEP experiments
> Proposed power distribution scheme
> Implementation
- Different converter topologies
- $1^{\text {st }}$ stage
- $2^{\text {nd }}$ stage
> Conclusions


## Distributing power in LHC-SLHC

## Typical low-voltage power distribution in LHC trackers:

No on-detector conversion. Low-voltage $(2.5-5 \mathrm{~V})$ required by electronics provided directly from off-detector. Sense wire necessary for PS to provide correct voltage to electronics. Cables get thinner when approaching the collision point (strict material budget).


## In view of SLHC:

-Scheme not easily scalable to the larger currents expected (see next slides)

## What needs to be powered? (1)

All ASICs will be manufactured in an advanced CMOS (or BiCMOS) process, 130 nm generation or below. Here we consider only CMOS ASICs.

## Detector module



Other than the rod/stave controller, optoelectronics components will also have to be used, requiring an additional power domain ( $2.5-3 \mathrm{~V}$ )

## What needs to be powered? (2)

## Summary

- 3 Voltages to be provided to minimize power consumption:
- 2.5V for optoelectronics and (maybe) control/communication ASICs
- 1.2V for analog circuitry in FE ASICs
- 0.8-0.9V for digital circuitry in FE ASICs. This domain uses most of the current!
- Digital current might be switching in time (to really minimize the power)


## Power and Current in LHC/SLHC

- Projection based on current estimate for ATLAS upgrade
- Only accounting barrel detector, power from Readout ASICs only
- SCT is LHC ATLAS Silicon Tracker detector, to be replaced (grossly) by Short Strip layers in present upgrade layout (strawman design)



## Outline

> Power distribution in the trackers

- In LHC trackers and projection to SLHC
> DC-DC converters based solution
- Power losses on cables
- Main challenges in HEP experiments
> Proposed power distribution scheme
> Implementation
- Different converter topologies
- $1^{\text {st }}$ stage
- $2^{\text {nd }}$ stage
> Conclusions


## Reduction of cables power losses



Solution without converter: $\downarrow$ Power losses on cable $=R I^{2}$
Solution with converter: $\quad \uparrow$ Power losses on cable $=R\left(\frac{I}{N}\right)^{2}=\frac{R I^{2}}{N^{2}}$

## Custom converter for SLHC

$>$ The converters will be placed inside the tracker, therefore they will be embedded in
$>\quad$ radiation (>100Mrd)
$>\quad$ magnetic $(2 \mathrm{~T}-4 \mathrm{~T})$ fields
$>$ Commercial converters do not target this environment because they are not radiation tolerant and use ferromagnetic material that saturate at this external magnetic field.
$>$ It is therefore necessary to develop custom converters that meet the HEP requirements


## Tolerance to experiment environment

> Radiation tolerance
the converter requires the use of a technology able to work up to at least 15-20V.
This high voltage technology are typically tailored for automotive applications.
More information on the talk during the power working group meeting.

> Magnetic field tolerance
We are obliged to use coreless (air-core) inductors because all the ferromagnetic material are not usable with an external magnetic field of 2-4T and at a switching frequency of 1 Mhz

## Outline

> Power distribution in the trackers

- In LHC trackers and projection to SLHC
> DC-DC converters based solution
- Power losses on cables
- Main challenges in HEP experiments
> Proposed power distribution scheme
> Implementation
- Different converter topologies
- $1^{\text {st }}$ stage
- $2^{\text {nd }}$ stage
> Conclusions


## Proposed power distribution scheme



## Conversion stage 1 (ratio 4-5.5)

-Vin=10V => high-V technology
-Same ASIC development for analog and digital, only feedback resistive bridge is different

## Conversion stage 2 (ratio 2)

- Embedded in controller or readout ASIC
- Closely same converter for analog and digital (different current, hence different size of switching transistors): macros (IP blocks) in same technology


## Implementation example



## Summarizing proposed scheme

> Components needed:

- ASIC for conversion stage 1 (10V in, hence "high-V" technology)
- ASIC macro (IP) for conversion stage 2 (in the FE ASIC technology)
- Air-core inductor(s)
- SMD Capacitances
> Features
- Conversion ratio close to 10 allows for considerably decreasing power loss on cables
- Only 1 power line (10V) from off-detector, all other voltages generated locally
- Capability to power both analog and digital domains with required voltage to minimize power - even in the event of switching loads
- Only inefficiency due to conversion losses
- High modularity
- On-chip conversion stage allows in principle each ASIC to be turned on/off independently (power groups can also be envisaged):
- Controller ASICs can be turned on first and alone - easy start-up condition
- Depending on the modularity, defective FE ASICs (or groups) can be turned off to prevent the rest of the hybrid to be affected


## Outline

> Power distribution in the trackers

- In LHC trackers and projection to SLHC
> DC-DC converters based solution
- Power losses on cables
- Main challenges in HEP experiments
> Proposed power distribution scheme
> Implementation
- Different converter topologies
- $1^{\text {st }}$ stage
- $2^{\text {nd }}$ stage
> Conclusions


## Different converter topologies (1/3)

The following DC/DC step down converter topologies have been evaluated and compared in view of our specific application.

1. Single phase synchronous buck converter

Simple, small number of passive components
$\downarrow$ Larger output ripple for same $\mathrm{C}_{\text {out }}$
$\downarrow$ RMS current limitation for inductor are output capacitance

2. 4 phase interleaved synchronous buck converter
$\uparrow$ Complete cancellation of output ripple for a conversion ratio of 4 (with small $\mathrm{C}_{\text {out }}$ )
$\uparrow$ Smaller current in each inductor (compatible with available commercial inductors)
$\downarrow \quad$ Large number of passive components
$\downarrow$ More complex control circuitry

## Different converter topologies (2/3)

3. Two phase interleaved synchronous buck converter with integral voltage divider
$\uparrow \quad$ Complete cancellation of output ripple for a conversion ration of 4 (with small $C_{\text {out }}$ )
$\uparrow \quad$ Simpler control and smaller number of passive components than 4 phase interleaved

4. Multi-resonant buck converter
$\uparrow \quad$ Very small switching losses (zero voltage and zero current switching)
$\downarrow$ To achieve resonance:

- Current waveforms have high RMS value => large conductive losses => lower efficiency
- Voltage waveforms have high peaks, possibly stressing the technology beyond max Vdd
$\downarrow$ Different loads require complete retuning of converter parameters


## Different converter topologies (3/3)

5. switched capacitor voltage divider
$\uparrow$ rather simple, limited number of passive components
$\uparrow \quad$ lack of inductor => good for radiated noise and for compact design
$\downarrow \quad$ No regulation of the output voltage, only integer division of the input voltage
$\downarrow$ Efficiency decreases with conversion ratio (larger number of switches)
$\uparrow \quad$ Good solution for ratio $=2$, for which high efficiency can be achieved


## Conversion stage 1: topology

Waveforms of the different topologies have been computed with Mathcad, and conversion losses have been estimated for each of them in the same conditions:
$\mathrm{V}_{\text {in }}=10 \mathrm{~V}, \mathrm{P}_{\text {out }}=6 \mathrm{~W}, \mathrm{~V}_{\text {out }}=2.5 \mathrm{~V}$ (step down ratio $=4$ ), use of AMS 0.18 um technology with approximate formula to account for switching losses

| T Topologies | Efficiency | Components needed |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  |  | Number <br> of Switches | Number <br> of Capacitors | Number of <br> Inductors |
| Buck converter | 86 | 2 | 2 | 1 |
| 4 phase Interleaved Buck | 88.3 | 8 | 2 | 4 |
| 2 phase Interleaved Buck + VD | 89.7 | 4 | 3 | 2 |
| Multiresonant Buck | 82.5 | 1 | 4 | 2 |
| 2 Cascaded Switched Capacitor | 87.3 | 8 | 7 | 0 |

The best compromise in terms of efficiency, number of components required, complexity and output ripple is the 2 phase interleaved buck with integrated voltage divider.

## Implementation: conversion stage 1

- The final result of our study is that, for the development of a unique ASIC conversion stage 1 for both analog and digital power distribution, the best solution is:
- 2-phase interleaved buck with integrated voltage divider
- Switching frequency $=1 \mathrm{MHz}$
- On-resistance of switching transistors $=30 \mathrm{~m} \Omega$
> The inductor can be chosen for the specific output current wished in the application, achieving the efficiency estimated in the graphs below for the AMS 0.18 technology (Coilcraft RF 132 series inductors are used)



## Implementation: conversion stage 2

> Two converters to be embedded on each chip

- Output current rather modest (20-200 mA)
- Inductor-based converters not envisageable:
- With on-chip inductors (high ESR) the efficiency would be extremely low
- The use of several discrete inductors per ASIC is not desirable - already only for system integration purposes
- Switched capacitor converters more suitable
- Acting as voltage divider ( $\div 2$ )
- They unfortunately do not provide regulation, which must be relied on from conversion stage 1
- Achievable efficiency has been estimated, then refined with a quick simulation in a 130 nm technology (use of I/O transistors)
- Efficiency (Vin=1.8V, Vout=0.9V, lload=166mA, $\mathrm{f}=20 \mathrm{MHz})=93 \%$
- It should be pointed out that no study on the optimization of this converter has been made one only topology, with one fixed frequency has been studied (efficiency can be improved further by decreasing the frequency, for instance).



## Efficiency of the two stages



The efficiency of the two stages is equal to the multiplication of the efficiency of each stage:
> Analog: $90 \% * 93 \%=84 \%$
> Digital: $87 \% * 93 \%=81 \%$

## Projection for total power

## Projection to SLHC ATLAS SS tracker

- Comparison of SCT (present ATLAS strip tracker) and Short Strip strawman design for SLHC
- Power loss in cables only for last Patch-Panel - at the edge of the tracker, in the hypothesis of $1 \Omega$ resistance on the return path per cable
- For DC-DC conversion, we assume 10 V input voltage to the stave/rod

|  | N of modules | N of power cables | Active power (KW) | Load current (KA) | Power loss in cables (KW) | Total power in detector (KW) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCT barrel | 2100 | 2100 | 11.6 | 2.75 | 3.6 | 15.2 |
| SLHC SS layers, barrel | 8600 |  |  | $17.2$ |  |  |
| Parallel powering | " | 8600 | $\begin{gathered} \hline 16.2 \text { (@0.9- } \\ 1.2 \mathrm{~V}) \\ \hline \end{gathered}$ | " | 34.4 | 50.6 |
| $\begin{aligned} & \text { DC-DC } \\ & \text { converters (80\% } \\ & \text { efficiency) } \end{aligned}$ | " | $\begin{aligned} & 2000 \\ & 1000 \end{aligned}$ | $\begin{gathered} 16.2(@ 0.9- \\ 1.2 \mathrm{~V}) \end{gathered}$ | " |  | $\begin{aligned} & 21.2 \\ & 25.2 \end{aligned}$ |

## Conclusions

## Summary

- We presented a DC-DC based power distribution architecture that:
- Provides different on-module voltage level. This allows a minimization of the active power
- local voltage regulation and capability of switching on/off independently each FE-chip or groups of FE-chips
- reduction of on-cable power losses
> DC-DC converter topologies are being selected:
- Two phase interleaved with voltage divider or simple buck for the first stage
- Switched capacitor with ratio 2 for the second stage


## Working plan

> Radiation tolerance studies on different technologies
> Design of a prototype of the converter with the selected topology for stage 1:

- with discrete components
- in the AMIS technology
> Further studies on noise coupling will be carried out.


## More information

Other aspects very relevant for a successful implementation can be found on:
> Noise

- measurement

Noise Susceptibility Measurements of F-E Electronics Systems (indico link)
on the talk of G. Blanchot this afternoon at 15:55

- characterization

Characterization of the noise properties of DC to DC converters (indico link)
during the poster session
> Progress on prototypes
Progress on DCIDC Converters Prototypes (indico link)
talk during the power working group
> Radiation test results
Radiation measurement on AMIS 0.35 technology (indico link)
talk during the power working group
> First prototype
A prototype ASIC buck converter for LHC upgrades (indico link)
during the poster session

## DCIDC Converter basics

A power converter comprises at least
$>$ two switch devices
They need to have low resistance
> a control system
It needs to provide switching signals and (if regulation is present) stabilize the output voltage

Energy in Energy out $>$ an energy storage device
it can be implemented in different ways:

- Magnetic components $\longrightarrow$ Inductor based converter
- By far the most commonly used type of converter

Inductor must be tolerant to experiment's high magnetic field

- Capacitive components $\longrightarrow$ Switched capacitors converters
- Mostly used to step-up the voltage (charge pumps), but step-down solutions are also found


## Radiation tolerance

- For our purposes, the converter requires the use of a technology able to work up to at least $15-20 \mathrm{~V}$
- Such technology is very different from the advanced low-voltage (1-2.5V) CMOS processes used for readout and control electronics, for which we know well the radiation performance and how to improve it
> High-voltage technologies are typically tailored for automotive applications
- Need to survey the market and develop radiation-tolerant design techniques enabling the converter to survive the SLHC radiation environment (> 10Mrd)
- Extensive tests carried on the AMIS I3T80 technology. Results will be presented at the Working Group meeting. This technology is used in the first prototyping phase.
- More advanced technologies are getting accessible and will be studied (AMS 0.18, STM 0.18 and 0.13)



## Magnetic field tolerance



We are obliged to use coreless (air-core) inductors

- This has a big impact on the available inductance magnitude, hence on the design of the converter
- Air-core inductors can be manufactured in different configurations (planar, solenoidal, thoroidal, ....) and a choice should be made


## How many conversion stages



One conversion stage:
$\uparrow$ Only one component (lower complexity and development cost)
$\downarrow$ The converter has to provide all the current => problems in case of high currents
$\downarrow$ Power distribution on module can be difficult

Two conversion stages:
$\uparrow$ Less current in both first and second stages
$\uparrow$ Possibility to switch off only parts of the load
$\downarrow$ Several converters are needed

## Conversion stage 1: frequency

$>$ For the chosen topology, more accurate calculations in different technologies (AMIS 0.35, AMS 0.18) have been carried out. This time switching losses have been estimated with dedicated simulation runs.
$>$ Best results obtained with AMS 0.18 => all following calculations refer to this technology
$>$ Quasi-Square-Wave (QSW) operation, where inductor current goes slightly negative at each cycle, turned out to be give higher efficiency in all cases (all switching but one are done in either zero-voltage or zero-current conditions)
$>$ Note that Inductor value changes at each frequency and load condition to keep QSW operation. Inductor parameters taken from Coilcraft RF 132 Series
$>$ For both "analog" ( $\mathrm{V}_{\text {out }}=2.5 \mathrm{~V}$ ) and "digital" $\left(\mathrm{V}_{\text {out }}=1.8 \mathrm{~V}\right)$ conversion stages, the highest efficiency is found for a working frequency of 1 MHz . The curves below are for $P_{\text {out }}=6 \mathrm{~W}$.


