

Dynamic Reconfiguration and Incremental Firmware Development in the Xilinx Virtex 5

J. Jones (jj4@princeton.edu)

Department of High Energy Physics
Princeton University

19th September 2008 / TWEPP 2008, Naxos



Outline

Introduction

What's Happened to the FPGA?!

Structuring FPGA Firmware

Standard Flow

Pre-built IP

Pre-built Module Descriptions

Post-Synthesis ngc/edif

Post-Map/Place Macro

Example: A Bus Macro

Dynamic Partial Reconfiguration

Motivation

Xilinx Virtex Reconfiguration

Difference-Based Reconfiguration

Difference-Based Example



There are several new ‘toys’ in the latest Xilinx FPGAs.

- ▶ Logic density has increased more than `ten-fold` compared to the generation of FPGAs commonly used in CMS.
- ▶ The typical maximum speed of the devices has also increased significantly.
- ▶ Clock routing, LUT structure and internal layout have changed completely.
- ▶ FPGA routing is an NP-hard problem, so a 10x increase in logic capacity results in a `significant` increase in build time.
- ▶ When using certain parts of an FPGA (e.g. the MGTs), the design may go from working to failure due to a routing change in the automatic tools (see G. Iles’ talk).





The number of hard IP blocks has also grown:

- ▶ Tri-mode Ethernet MACs.
- ▶ PCIe endpoints.
- ▶ System monitor with built-in ADCs (temperature / voltage).
- ▶ IODELAY controls, direct IOB clocking, integrated SERDES in IOBs.
- ▶ DCMs, PLLs, BUFRs, BUFGs.

This all adds up to a lot of confusion!



Typical Xilinx firmware flow in CMS at the moment is synthesise, translate, map, place and route.

- ▶ Design is (mostly) produced from VHDL or verilog + additional device-specific constraints.
- ▶ IP can be purchased as source, netlists or macros (see later) and introduced.
- ▶ Produces the best implementation, *but* due to the increasing size of FPGAs and firmware complexity, the turnaround time is growing rapidly (i.e. minutes → days).
- ▶ We now have such large devices that perhaps we can afford to be a little 'lazy'.



Custom IP can often be purchased / generated

- ▶ Part of design is already pre-built → reduce overall build time.
- ▶ We can do the same trick, if you know how...
- ▶ Post-synthesis → pre-built ‘.ngc/.edf’ file (soft IP core).
- ▶ Post-map/place → pre-built ‘.nmc’ file (partial hard IP core / macro).
- ▶ Post-route → pre-built ‘.nmc’ file (full hard IP core / macro).



- ▶ Identify an individual firmware module in design with well-defined connections (e.g. Ethernet UDP stack).
- ▶ Synthesise design using e.g. XST.
- ▶ Ensure you turn off IOB pads (otherwise it thinks you are trying to instantiate the connections as pads on the FPGA).
- ▶ Product is an ngc/edf, which can be recombined with rest of design either pre- or post-final-synthesis (don't forget to match ngc name with component name).
- ▶ NOTE: As design is a netlist, final building of design may affect behaviour or module.



Post-Map/Place Macro

- ▶ Identify an individual firmware module in design with well-defined connections (e.g. Ethernet UDP stack).
- ▶ Synthesise, translate, map (and place) design with IOB pads and trimming turned off (don't forget to define timing!).
- ▶ Open design in Xilinx FPGA Editor, redefine design as a macro and add external ports + origin point.
- ▶ Origin defines a Relationally Placed Macro (i.e. RPM) - can be placed anywhere in chip with a matching layout.
- ▶ Product is an nmc, which can be recombined with rest of design during translate.
- ▶ CAVEAT: The use of routed macros can crash ISE (and no, Xilinx is not interested in fixing this).
- ▶ NOTE: They can be designed directly in Xilinx FPGA Editor or generated from a post-place and route netlist as well.



Example: A Bus Macro

Bus macros are used as a static ‘bridge’ between partial designs in reconfigurable computing.

- ▶ Allows a static portion to of the design to modify a region of the FPGA at run-time by creating a fixed interface between regions.
- ▶ Can be used in DSP co-processing.
- ▶ Provides a useful example here as relatively simple.




Internal 6LUT structure



Example: A Bus Macro

A 4x6LUT SLICE



Example: A Bus Macro

A 16 LUT bus macro

The screenshot shows the Xilinx FPGA Editor interface. The main window displays a schematic diagram of a 16 LUT bus macro. The design is titled "bus_macro_tb_reg_nmc" and is implemented in an "Array1" block. The schematic shows a central 4x4 grid of LUTs, with input and output buses on the left and right sides. The LUTs are represented by small squares, and the buses are represented by green lines. The design is implemented in a Xilinx device, with the target device specified as "xc5v50t-1f1136".

The left pane shows the command history and the current command line. The command line shows the command "fpga_editor &" and the output "env DISPLAY=:0". The command history shows the command "fpga_editor &" and the output "env DISPLAY=:0".

The bottom pane shows the command line and the output. The command line shows the command "comp 'int_data_ttob<3>', site 'SLICE_X135Y100', type = SLICE1 (RPN grid X10/Y200)". The output shows the command "comp 'int_data_ttob<3>', site 'SLICE_X135Y100', type = SLICE1 (RPN grid X10/Y200)".

Many motivations for dynamic reconfiguration

- ▶ Suppose you want to reduce device size and have two mutually-exclusive modes of operation (e.g. DES/AES encryption, software radio)...
- ▶ ...or you have no access to the device's configuration apart from the FPGA itself.
- ▶ Xilinx FPGAs contain an Internal Configuration Access Port (ICAP) which can access the SelectMAP interface.
- ▶ Can be used to do *anything the external interface can do*.




Xilinx Virtex Reconfiguration

- ▶ Minimal reconfiguration unit of a Xilinx FPGA is a ‘frame’.
- ▶ These frames can be changed without powering down the device.
- ▶ If a portion of a frame does not change, the unchanged part is guaranteed not to glitch during reconfiguration.
- ▶ Master reset does not occur for initial logic states, so you *MUST* create your own reset circuit.




Reconfigurable areas (traditional approach)



X290_04_032802



Module-based design



DB Reconfiguration

- ▶ Instead of module-based (which is almost impossible in a Xilinx V5), what about difference-based?
- ▶ Just subtract one FPGA firmware from another ('bitgen -r').
- ▶ Problem - have to make sure the static part of the design is *identical* in both firmwares.
- ▶ Making fixed design literally identical is extremely difficult.
- ▶ A hard macro does not always work (you cannot use them for GTPs!).



Method 1:

- ▶ Run synthesis without hierarchical cross-optimisation.
- ▶ Map, place and route design without logic trimming and exactly guide design using previous one as a reference.
- ▶ Fixed portion of design then becomes identical to original.
- ▶ Running 'bitgen -r' creates file with only differences between FPGA designs.
- ▶ NOTE: This method disappears in ISE 10 (exact guided P&R is not available).






Method 2:

- ▶ Load fixed module in Xilinx FPGA editor and export the whole thing as a ucf constraints file.
- ▶ Run synthesis without hierarchical cross-optimisation.
- ▶ Map, place and route design without logic trimming and exactly guide design using the exported ucf.
- ▶ Fixed portion of design then becomes identical to original.
- ▶ Running 'bitgen -r' creates file with only differences between FPGA designs.



DB Example

An initialisation firmware



DB Example

Firmware modified to do loopback through bus macro

Xilinx FPGA Editor - par_run_3.ncd

File Edit View Tools Window Help

Array1

List1

All Components

Name Filter

Apply

	Name	Site	Type	#Pins	Hint
1	MGTC	P3	IPAD	1	no col
2	MGTC	P4	IPAD	1	no col
3	PHY_RE	J14	IOB	1	no col
4	RXN_0	P1	IPAD	1	no col
5	RXN_1	R1	IPAD	1	no col
6	RXP_0	N1	IPAD	1	no col
7	RXP_1	T1	IPAD	1	no col
8	TXN_0	N2	OPAD	1	no col
9	TXN_1	T2	OPAD	1	no col
10	TXP_0	M2	OPAD	1	no col

World1

Loading speed info...


For Help, press F1

xc5vsx50t-ff11136 No Logic Changes

12:52 am Monday Zurich


DB Example

Firmware modified to add a double-precision floating point multiplier



DB Example

Firmware modified to add two double-precision floating point units



- ▶ Pre-synthesised netlists are easy to generate and require minimal turnaround time.
- ▶ Pre-placed/routed macros are also possible, but with caveats + relatively difficult to produce (i.e. you can't easily fix routing).
- ▶ Process is impossible to fully automate within ISE, but tools can be used on command line - use GNU Make.
- ▶ Can give you increased **reliability** with design re-use, and **reduce turnaround time** on large firmware projects.
- ▶ Dynamic reconfiguration is extremely tricky, but useful.
- ▶ The gap between the hardware capabilities and the capabilities of the software tools is increasing, which Xilinx needs to address.

