



H.-G. Moser  
Semiconductor  
Laboratory  
MPI for Physics,  
Munich

# Thin planar pixel detectors for highest radiation levels

L. Andricek, M. Beimförde, E. Fretwurst, C. Gössling, G. Kramberger,  
G. Lindstroem, A. Macchiolo, M. Moll, H.-G. Moser,  
U. Parzefall, R. Nisius, R.H. Richter

Institutes: CERN, Univ. Dortmund, Univ. Freiburg, Univ. Hamburg,

J. Stefan Inst. Ljubljana, MPI Munich

Embedded within an ATLAS-Proposal for 3D integration

Study of charge collection before and after radiation on pixelated  
readout nodes with different geometries and different sensor  
thicknesses – [Check out the limits of planar detectors](#)

Status and plans



H.-G. Moser  
Semiconductor  
Laboratory  
MPI for Physics,  
Munich

# The Challenge

## Expected conditions at LHC and sLHC

### LHC:


- Start 2008
- $L = 10^{34} \text{cm}^{-2} \text{s}^{-1}$
- Integrated Luminosity:  $500 \text{fb}^{-1}$  (10y)
- Fluence:  $3 \times 10^{15} \text{cm}^{-2}$  (1 MeV n, 4cm)
- Multiplicity: 0.5-1 k tracks/event

### sLHC:

- Start 2016
- $L = 10^{35} \text{cm}^{-2} \text{s}^{-1}$
- Integrated Luminosity:  $2500 \text{fb}^{-1}$  (5y)
- Fluence:  $1.6 \times 10^{16} \text{cm}^{-2}$  (1 MeV n, 4cm)
- Multiplicity: 5-10 k tracks/event

**New detector concepts needed**

SUPER - LHC (5 years,  $2500 \text{fb}^{-1}$ )





H.-G. Moser  
Semiconductor  
Laboratory  
MPI for Physics,  
Munich

# Motivation for Thin Detectors


After  $10^{16}$  n/cm<sup>2</sup>:

$V_{\text{dep}} > 4000\text{V}$  (250  $\mu\text{m}$ )  $\rightarrow$  operate partially depleted.

Large leakage currents.

Charge loss due to trapping (mean free path  $\sim 25$   $\mu\text{m}$ ).

$I_e > I_h$  (need n-in-n or n-in-p) to collect electrons.




No advantage of thick detectors  $\rightarrow$  thin detectors: low  $V_{\text{dep}}$ ,  $I_{\text{leak}}$  (and  $X_0$ )  
However: small signal size is a challenge for the readout electronics



**H.-G. Moser  
Semiconductor  
Laboratory  
MPI for Physics,  
Munich**

# Thinning Technology



- **Sensor wafer: high resistivity  $d=150\text{mm}$  FZ wafer.**
- **Bonded on low resistivity “handle” wafer”.**
- **(almost) any thickness possible**

**Thin ( $50\ \mu\text{m}$ ) silicon successfully produced at MPI.**

- MOS structures
- diodes

**-No deterioration of detector properties, keep  $I_{\text{leak}} < 100\text{pA}/\text{cm}^2$**





11th RD50  
Workshop  
CERN  
Nov. 2007



H.-G. Moser  
Semiconductor  
Laboratory  
MPI for Physics,  
Munich

11th RD50  
Workshop  
CERN  
Nov. 2007

## Measurements ( $V_{\text{dep}}$ , CCE)



Fretwurst et al. NIM A 552 (2005):  
After short term annealing:

$V_{\text{dep}} < 100\text{V}$  at  $10^{16} \text{ 1/cm}^2$ .

However, detectors need to be kept cold (reverse annealing!).

Leakage currents:

$\alpha(80^\circ\text{C}, 8\text{min}) = 2.4 \times 10^{-17} \text{ A/cm}$ .

$\text{CCE} \sim 66\% @ 10^{16} \text{ p/cm}^2$   
(extrapolated).

Similar to results from epi-  
material (G.Kramberger):

3200e (62% average),  
2400e (60% most prob).



H.-G. Moser  
Semiconductor  
Laboratory  
MPI for Physics,  
Munich

# Electric field and drift velocity

Is there an advantage of thin detectors compared to thick detectors operated partially depleted?


At the same voltage thin (=over depleted) detectors have a higher electric field than thick (= partially depleted) detectors

⇒ Higher drift velocity  
⇒ Better CCE


(however  $v_{\text{drift}} \sim v_{\text{sat}}$ )

In addition the depleted volume of thick detectors is larger

⇒ Larger leakage currents (shot noise, heat)  
⇒ Additional volume does not give a signal ( $I_{\text{drift}} < z_{\text{dep}}$ )





Simplified!





H.-G. Moser  
Semiconductor  
Laboratory  
MPI for Physics,  
Munich

# Charge Collection




Irradiation to  $5 \times 10^{15}$  n/cm<sup>2</sup>

Thicknesses:     100 μm  $V_d=150V$   
                      150 μm  $V_d=325V$   
                      250 μm  $V_d=900V$

At 350 V the 100 μm detector should collect 95% of the charge of the thicker detectors but at much less leakage current!



The example above assumes a planar diode.  
For segmented detectors CCE is affected by the weighting field.  
Signal (thin) > signal (thick) possible!  
(G. Kramberger)





H.-G. Moser  
Semiconductor  
Laboratory  
MPI for Physics,  
Munich

## QV plots (Simulations) – different detector thicknesses G. Kramberger (Schloss Ringberg 2007)





- Similar Q-V characteristics up to full depletion!
- Thinner sensors are beneficial at lower voltages  
– the more voltage you can apply the more beneficial are thicker detectors





H.-G. Moser  
Semiconductor  
Laboratory  
MPI for Physics,  
Munich

## Trapping induced charge sharing (G. Kramberger)



Need to study signal sharing and resolution in pixel detectors



H.-G. Moser  
Semiconductor  
Laboratory  
MPI for Physics,  
Munich

## Status: Wafer Procurement

SOI wafer (Tracit/Soitec): 6" (backside porcessed, bonded, thinned and delivered)

thickness	type	Resistivity (Ohm.cm)	#
75	p	>2000	11
150	p	>2000	12
75	n	340	11

Epi-wafer (ITME): 4" ordered, delivery in about 4 weeks


thickness	type	Resistivity (Ohm.cm)	#
50	p	150	9
75	P	300	9
150	P	1200	9






Bulk: p-type



H.-G. Moser  
Semiconductor  
Laboratory  
MPI for Physics,  
Munich

## Status: Wafer Layout (6" SOI)



-  42 cells 10.5 x 11.9 mm<sup>2</sup>  
10 different micro-strips  
versions + test-structures
-  12 diode cells  
10.0 x 10.0 mm<sup>2</sup>
-  8 pixel cells – ATLAS  
geometry to be read out by a  
single FE chip – designed for  
SLID interconnection
-  ATLAS module, to be  
connected to the FE with  
bump-bonding
-  Pixel cells to be read out by a  
FE chip by INTERON  
(Norway)

Pixels follow ATLAS layout:, 160 x 18 pixel 50 x 400 mm<sup>2</sup> for FEI3 chip  
10 x 10 pixel arrays with smaller pitch (50x200, 100, 50) for special simple readout chip  
Ministrips to be read by ALTAS SCT128 chip  
Diodes



**H.-G. Moser  
Semiconductor  
Laboratory  
MPI for Physics,  
Munich**


# Layout of Microstrips

SOI & EPI: 4 copies/wafer

SOI: 3 copies/wafer

Strip pitch ( $\mu\text{m}$ )	n+ implantation width ( $\mu\text{m}$ )	p-spray moderation width ( $\mu\text{m}$ )
50	30	10
50	30	No
80	30	10
80	30	no

Strip pitch ( $\mu\text{m}$ )	n+ implantation width ( $\mu\text{m}$ )	p-spray moderation width ( $\mu\text{m}$ )
50	24	10
50	30	6
50	36	6
80	20	No
80	20	24
80	30	24




DC coupled

Punch through biasing for testing

96 strips (80  $\mu\text{m}$  pitch)

L=7.5 mm



11th RD50  
Workshop  
CERN  
Nov. 2007





H.-G. Moser  
Semiconductor  
Laboratory  
MPI for Physics,  
Munich

## Layout of Test Diodes

16 Frames for diodes and simple structures

4 identical frames for “Ljubljana style” structures (with for variants each)

12 frames for “Hamburg style” diodes (propose 4 identical copies/wafer)





**H.-G. Moser  
Semiconductor  
Laboratory  
MPI for Physics,  
Munich**

# Epi wafers

Contains a subset of the test structures (only 4"):

- diodes
- mini-strips (most promising variations only)
- pixel test structures (Gregor)
- no ATLAS pixel and 3D-integration structures

LAYOUTS TRANSFERRED TO CIS

PARAMETERS NEED TO BE DEFINED (CIS SPECIFIC)

ORDER NEEDS TO BE PLACED

HOW MANY?

HOW MANY VARIANTS?

**DEADLINE FOR DECISIONS: DELIVERY OF EPI-WAFERS DUE END OF NOVEMBER!**



H.-G. Moser  
Semiconductor  
Laboratory  
MPI for Physics,  
Munich

# Processing (SOI)

Limitation: 12 Wafers

Nr	Type	thickness	P-spray	Planned use
1	N	75	ATLAS (high)	Irrad
2	N	75	ATLAS (high)	SLID/irrad
3	N	75	ATLAS (high)	SLID/irrad
4	N	75	ATLAS (high)	SLID/irrad
5	P	75	Low	Irrad
6	P	75	Low	SLID/irrad
7	P	75	High	Irrad
8	P	75	High	SLID/irrad
9	P	150	Low	SLID/irrad
10	P	150	Low	Bump/irrad
11	P	150	High	Irrad
12	p	150	High	Bump/irrad

Irrad: can be used immediately for irradiations

SLID/irrad: first processed for interconnection, irradiation later


Bump/irrad: first processed for bump bonding, irradiation later



H.-G. Moser  
Semiconductor  
Laboratory  
MPI for Physics,  
Munich



# Simulations

Simulation of electrical fields due to p-spray (M. Beimforte)



high fields at edges of n-implant  
Depending on p-spray dose

p-substrate most critical before irradiation! -> chose two different p-spray doses



11th RD50  
Workshop  
CERN  
Nov. 2007





H.-G. Moser  
Semiconductor  
Laboratory  
MPI for Physics,  
Munich

# Irradiation Program

Boundary conditions:

## P-type

Per thickness and p-spray variant: :      4 identical copies/structure immediatly  
4 identical copies/structure later

## N-type

Per thickness:      4 identical copies/structure immediatly  
12 identical copies/structure immediately

Proposal: first step: unirradiated (reference) + 3 proton irradiations

second step: neutrons, gammas(?), additional proton doses

protons: 1E15, 3E15, 1E16 ? (or lower for 150  $\mu\text{m}$ ?)



H.-G. Moser  
Semiconductor  
Laboratory  
MPI for Physics,  
Munich

## Schedule

- » Begin of pre processing July 07 ( definition of chips active areas for backside implantation)
- » Waferbonding: done
- » Final design: in two weeks
- » Production start: December 07
- » First samples: Spring of 2008
- » All samples: 2<sup>nd</sup> half 2008
  
- » Schedule irradiations in 2008!



H.-G. Moser  
Semiconductor  
Laboratory  
MPI for Physics,  
Munich

11th RD50  
Workshop  
CERN  
Nov. 2007

# Summary

## Thin detectors

- **Keep  $V_{\text{dep}}$  low.**
- **Keep  $I_{\text{leak}}$  low (power).**
- **Reduce  $X_0$**  (if this is not an issue: backside etching not necessary, simpler fabrication)
- **Results on radiation hardness and CCE encouraging.**
- **Large scale industrial production possible.**
- **Thickness can be adapted to radius (fluence) -> parameter!**

## R&D topics:

- **Make real pixel detectors.**
- **Irradiations, measurement of CCE.**
- **Optimize thickness**
- **Charge sharing.**
- **Optimize production process**

## Status

- **SOI wafers delivered**
- **EPI wafers ordered**
- **Design of teststructures almost finalized**
- **SOI wafers to be processed soon (MPI HLL)**
- **EPI processing at CIS to follow**