

# TFC update and TFC simulation testbench

LHCb Electronics Upgrade Meeting 14 February 2012

> Federico Alessio Richard Jacobsson



### Outline

✓ Modifications in SOL40-TELL40 protocol

### ✓ First version of S-ODIN firmware

- Block diagram
- Latency
- Plans
- ✓ TFC simulation testbench
  - Requirements
  - Status
  - Plans





- no change: 1 bit for each AMC board + BXID for which the throttle was set
  - → 16 bits in 8b/10b encoder
  - → same GX buffer as before (as same decoder!)



# S-TFC protocol to FE, no change

✓ TFC word on downlink to FE via SOL40 embedded in GBT word:
 → 24 bits in each GBT frame every 40 MHz = 0.98 Gb/s
 → all commands associated to BXID in TFC word

23 12	11	10	9	85	4	3	2	1	0
BXID(110)	Reserve	Synch	Snapshot	Calibration Type(30)	BX Veto	NZS Mode	Header Only	FE Reset	BXID Reset

Put local configurable delays for each TFC command

- GBT does not support individual delays for each line
- Need for «local» pipelining: detector delays+cables+operational logic (i.e. laser pulse?)
   → DATA SHOULD BE TAGGED WITH THE CROSSING TO WHICH IT BELONGS!

#### TFC word will arrive before the actual event takes place

- To allow use of commands/resets for particular BXID
- Accounting of delays in S-ODIN: for now, 16 clock cycles earlier + time to receive
- Aligned to the furthest FE (simulation, then in situ calibration!)

#### TFC protocol to FE has implications on GBT configuration and ECS to/from FE

see specs document!



## SODIN firmware v1r0

### SODIN firmware v1r0 in preparation

- first version ready now
- has been rewritten completely wrt to current ODIN:
  - obviously kept same philosophy (from Richard's successes)
    - ✓ handling of destinations of MEPs will be the same
    - ✓ data bank from sw point of view will look the same as current ODIN (see EDMS #704084)

### SODIN v1r0 will be available for mini-DAQ

- with basics features described in our specs documents (see LHCb-PUB-2012-001 and LHCb-PUB-2012-017)
- Your FE must cope with them ... !



LHCb Electronics Upgrade Meeting, 14/02/13

F. Alessio, R. Jacobsson



# SODIN firmware v1r0 – latency

### Latency in ODIN =

# clock cycles between LLT yes and output of TFC word

### → Entirely programmable

- 3 buffers/pipelines to allow to change it at different stages
  - TAE half window (to change TFC word in the past...)
  - TAE/NZS buffer
  - Output buffer
- Allows to change delays later on...

#### Minimum latency =

max half window TAE + 7 clk cycles for internal processing

- Decided for max 31 consecutive TAE events (15 half window)
- Simulated latency = 22 clock cycles (see picture later)



# SODIN firmware v1r0 – plans

SODIN v1r0 is the version for the *mini-DAQ (AMC + AMC\_TP from Marseille)* first version based on final version, but smaller, simpler and robust

- ✓ to be expanded in collaboration with sub-detectors/TELL40
- being finalized now using simulation testbench (see later)
- 2. Will need to be validated with the hardware
  - ~2 weeks/1 month of tests with Marseille's AMC + LLI + QSYS
- 3. Will need some kind of control system for it
  - to be organized, but supposedly based on PVSS (ops, sorry WinCC...)
  - hence, WinCC panels and scripts similar to current PVSS ODIN
- 4. SOL40 v1r0 fw will be done in parallel
  - and packaged together with SODIN for the mini-DAQ

Generally we should aim at a first version v1r0 for each fw in the mini-DAQ → A robust basic first version for each fw so that FE ppl can develop and test their FE → availability early on after hardware is ready!



# **TFC** simulation testbench

### Revived old simulation done in 2009

- → see <a href="http://indico.cern.ch/conferenceDisplay.py?confld=71146">http://indico.cern.ch/conferenceDisplay.py?confld=71146</a>
- $\rightarrow$  attached to this agenda too

#### Generic simulation testbench for the TFC development

- Using VisualElite from Mentor Graphics, but can be done also in ModelSim
- Synthesizable "clock-level fidel" simulation of SODIN and SOL40
  - ✓ Emulation of other components
- Based on "configurable parameters" to easily test the system
- Easy to implement components to test various protocols/buffer occupancies/logical blocks
- Easy to include real TELL40 logic, FE logic, GBTs...
  - ✓ Already implemented FE, TELL40, LLT, LHC filling scheme *emulations*
  - ✓ *Emulate* behavior of FARM and control system (high-level emulation)

NB: will be needed anyway for the development and maintenance of SODIN and SOL40 fw!



4

*(***2** 

P

🤣 🍐 🔪 🍇 🥎 🧭 🖿 🙄 🌗 👘 14:21



# **Example - SODIN**

	LU CTEC I							
Graphical Wave - STFC_si	Toolo Compa	nulation_trmwrk.SODIN_sim_vIr0						
			-					
h. 🖼 📰			156536					
Names	Types V	139.8K  137.9K  138.4K	130330 1992K	140.8K  141.8K	142.4K 143.2K	144K  145.8K  145.8K	146,4К 147,2К 14	9К
i_fe_reset	std_logic							
i_be_reset	std_logic							
i_synch	std_logic							
i_eid_reset_cnt	std_logic							
i_snapshot	std_logic							
+ C_BXID	D std_logic_v							
i_llt_trg	std_logic							
+i_bxid_TRG	D std_logic_v							
+i_bx_type_TRG	H std_logic_v		2 2 2 2 2 2 2 Mo	<u> </u>	, , , , , , <u>)</u> (0)((, , , , , , , , , , , , , , , , , , ,	<u>Xo X</u> a		
i_bx_veto_TRG	std_logic							
i_trigger_TRG	std_logic							
+i_calib_type_TRG	H std_logic_v							
+i_trg_type_int	H std_logic_v			£ £ £ £ (10 <mark>1</mark> 6/10		X		
+i_bxid_out	D std_logic_v							
i_eid_accept_out	std_logic							
+i_mepdest_addr_out	H std_logic_v	·	*****					
+i_trg_type_out	H std_logic_v				8W=  == 00     = = )=			£ £ )))@ )) @ 0) @ 0
+i_calib_type_out	H std_logic_v	· · · · · · · · · · · · · · · · · · ·						
i_synch_out	std_logic							
i_snapshot_out	std_logic							
i_trigger_out	std_logic							
i_bx_veto_out	std_logic							
i_nzs_mode_out	std_logic							
i_header_only_out	std_logic							
i_be_reset_out	std_logic							
i_fe_reset_out	std_logic							
i_eid_reset_out	std_logic							
i_bxid_reset_out	std_logic							
4		4						



# Example - SODIN

	_		
Graphical Wave - STFC_si	mulation:STFC_s	mulation_frmwrkuntitled00	
<u>Eile Edit V</u> iew <u>S</u> ignals	Tools Comp	are Help	
🔜 🧉 👗 🖻			
₩ 😫 🛛 📖 🔜		i 🚧 ▼ 🔲 i time 153457	
Names	Types V.	1.73#K   551.875K   52.26K   52.17K   52.75K   52.25K   52.24K   52.44K   52.45K   5	
i_le_leset	std_logic		
i_be_reset	sta_logic		
I_syncn	sta_logic		
I_eld_reset_cnt	std_logic		
i_snapshot	std_logic		
+C_BXID I	D std_logic_v	241) 2401)2402 (2405)2404 (2405 2406 (2407) 241 (2409 ( 2410)2411 ( 2412)2411 ( 2414)2415 ( 2416 ( 241) ( 2415 ( 2415)2426 ( 2421)2425 ( 2422) ( 2421)2425 ( 242	at least 2425 2425 2445 2445 2445 2445 2445 244
i_llt_trg	std_logic		
+ i_llt_trg_bxid I	D std_logic_v	247) 2430) 2492 ) 2492 ) 2494 2495 ) 2495 ) 2495 ) 2475 ) 2495 ) 2499 ) 2449 ) 2445 ) 2455 ) 2	a+ Lease 2457 2458 2459 2460 22461 2462 22469 2246 22465 22466 2466 2466 2466 2470 2471 2472 24+ 2474 2475 2476 2477 2478 2
+ i_bxid_TRG	D std_logic_v	27+ 2400/2401/2402/2402/2409/2409/2405/2408/24+ 2408/2409/2410/2411/2412/2412/2413/2415/24+ 2417/2415/2419/2415/2419/2420/2421/2422/2422/2423/2424/24	a+ )2428 2427)2428 )2429)2430 )2431)2432 )2439) 24+ )2438 )2438)2437 )2438)2439 )2440)2441 )2442 )24+ )2444)2448 )2448 )2447)2448 )2
+ i_bx_type_TRG	H std_logic_v	0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
i_bx_veto_TRG	std_logic		
i_trigger_TRG	std_logic		
+ i_calib_type_TRG	H std_logic_v		
+i_trg_type_int	H std_logic_v	0 0 0 0 0 0 0 (3 3 3 3 3 4 ( 0 0 0 0) 8 ( 0 0 0 0 0 ) <u>1</u> <u>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </u>	<u> </u>
+i_bxid_out I	D std_logic_v	29+ 2979 (2980 ) 2981 (2982 ) 2989 2884 ) 2985 ( 23+ ) 2987 ( 2986 ) 2999 ) (2999 ) (2992 ) 2994 ) 2994 ) 2994 ) 2994 ) 2995 ( 2997 ) 2996 ) 2999 ) 2401 ) 2402 ) 2407 ) 24	a+ )2405 <mark>2408/2407 (2408/2409 )2410/2411 (2412 )24+ )2414 (2415/2418 )2417/2418 (2419/2420 )2421 )24+ )2420 )2424 )2424 )2422 )2424 )2422 )242 )242 )2422 )2422 )2422 )2422 )2422 )2422 )2422 )2422 )2422 )2422 )2422 )2422 )2422 )242 )242 )242 )242 )242 )242 )242 )242 )242 )242 )242 )242 )2422 )242</mark>
i_eid_accept_out	std_logic		
+i_mepdest_addr_out	H std_logic_v	111 111111 111111 111111 2111111 2111111	
+i_trg_type_out	H std_logic_v	<u>e  0  2  0  2  0 0 0 0 0 0 0 0 0 0 0 0 0 </u>	<u>e                                    </u>
+ i_calib_type_out	H std_logic_v		
i_synch_out	std_logic		
i_snapshot_out	std_logic		
i_trigger_out	std_logic		
i_bx_veto_out	std_logic		
i_nzs_mode_out	std_logic		
i_header_only_out	std_logic		
i be reset out	std logic		
i fe reset out	std logic		
i eid reset out	std logic		
i bxid reset out	std logic		
u_ieser_our	otu_togic		
		151950	152500



# TFC simulation testbench - plans

### Plan to expand it including:

- SOL40 fw
- TELL40 emulation
  - ✓ eventually replaced by synthesizable TELL40 fw
- FE generic channel emulation
  - $\checkmark\,$  eventually this can be replaced by real FE code
  - $\rightarrow$  here formal request to FE people to provide their own code  $\odot$
- GBT and GBT-SCA emulations
  - ✓ GBT already available (since 2008, thanks to Marseille)
  - ✓ GBT-SCA discussion with PH-ESE to be done
- NB 1: simulation of buffers, logic and protocols can easily be done here - at clock-level

NB 2: does not exclude/compete with simulation with QSYS/ModelSim - aims at integrating it (by including GBT-SCAs, FE codes ...)



# Qs & As?

LHCb Electronics Upgrade Meeting, 14/02/13

F. Alessio, R. Jacobsson



# System and functional requirements

- 1. Bidirectional communication network
- 2. Clock jitter, and phase and latency control
  - ✓ At the FE, but also at TELL40 and between S-TFC boards
- 3. Partitioning to allow running with any ensemble and parallel partitions
- 4. LHC interfaces
- 5. Events rate control
- 6. Low-Level-Trigger input
- 7. Support for old TTC-based distribution system
- 8. Destination control for the event packets
- 9. Sub-detectors calibration triggers
- 10. S-ODIN data bank
  - Infomation about transmitted events
- 11. Test-bench support



LHCb Electronics Upgrade Meeting, 14/02/13





# Partitioning

#### Partitioning is assured by having:

- ✓ Many instances of S-ODIN inside main FPGA
  - Only one is the LHCb Master
- ✓ Switching is done inside main FPGA
  - Simply ensure that TFC information are sent to right output
- ✓ TFC+ECSInterface «interfaces» S-ODIN with partitioned FE+TELL40 slice(s)
  - Logical distribution of TFC+ECSInterfaces in TELL40s crates
  - Important to respect the «logical concept» of partitioning
    - → Should not span over different sub-systems with same TFC+ECSInterface...
    - → Need at least one dedicated TFC+ECSInterface for each sub-system



### «BX VETO»

S-ODIN vetoes the readout of an event

→ Used to control the rate of readout while < 30MHz</li>
 → INDEPENDENT FROM LLT DECISION!

FE can use this info to recuperate time for processing events

→ Only header for vetoed events
→ Flexible packing of data into GBT frame

@ 40 MHZ







### S-TFC readout control sequences

#### "BXID" and "BXID Reset"

- Every TFC word carries a BXID for synchronicity checks of the system
- A BXID Reset is sent at every turn of the LHC (orbit pulse)
  - Should only reset the internal bunch counter of the FE

#### **"FE RESETS"**

- Bit set for one clock cycle in TFC word
- Reset of FE operational logic for data processing, formatting, transmission...
  - ✓ Should not touch the internal bunch counter
  - ✓ FE electronics should be back asap:
    - $\rightarrow$  S-ODIN will ensure no data is being accepted during the FE reset process
    - $\rightarrow$  wait to the slowest by setting Header Only bit, i.e. no data is recorded at FE
  - ✓ Reset TELL40 data input logic: the same bit is sent to TELL40 for same BXID

#### "HEADER ONLY"

- Idling the system: only header (or few bits) in data word if this bit is set
  - ✓ Multiple purposes: set it during reset sequence, during NZS transmission, during TAE mode...

#### "BX VETO"

- Based excusively on filling scheme, processing of that particular event is inhibited
  - ✓ Only header (or few bits) in data word if this bit is set
  - ✓ Allows "recuperating" buffer space in a LHC-synchronous way if taken into account



### S-TFC readout control sequences

#### "CALIBRATION TYPE" COMMAND

- Used to take data with special trigger pulses (periodic, calibration)
  - Dedicated 4 bits: i.e. 4 different calibration commands possible
  - Dynamic association to be used for calibration and monitoring
    - Absolute need of delays to account for each individual delay in the detectors
  - ✓ S-ODIN overrides LLT decision at TELL40
    - Periodic or calibration higher priority (but lower rate, max 11.245kHz each!)

#### "NZS MODE"

- Read out (all) FE channels non-zero suppressed
  - ✓ Packing of full set of bits in many consecutive GBT frames:
  - Needs buffering at FE (same buffer as data or different buffer?)
- Possible to have also multi-NZS readout: consecutive NZS events
  - S-ODIN will take care of setting Header Only bit for a defined set of clock cycles later to allow recuperating buffer space (programmable as well, to the slowest of the detector)

#### What are the sub-detector requests in term of NZS? What do you need and what do you want to do?

#### "SNAPSHOT"

- Read out all status and counter registers in a "latched" way
  - ✓ Latch monitoring registers on snapshot bit, which is set periodically (programmable) and also single shot
  - $\checkmark$  When snapshot bit is received, send all data via ECS field in TFC on best effort





GBT FRAME - 84 BITS (example of consecutive words)

# Example of readout mechanism

This scheme implies that the GBT bandwidth is exploited to its maximum:  $\rightarrow$  Pack of events consecutively independently from GBT boundaries  $\rightarrow$  Needs buffering to keep events stored waiting to be sent off  $\rightarrow$  Header needs more information than just BXID ✓ length of word, type of word...  $\rightarrow$  Needs a well-defined truncation scheme and boundaries

Alessio, R. Jacobsson





LHCb Electronics Upgrade Meeting, 14/02/13

F. Alessio, R. Jacobsson



- ✓ use 80 MHz phase shifter clock to sample TFC parallel word
- TFC bits are packed in GBT frame so that they all come out on the same clock edge
  - ✓ We can repeat the TFC bits also on consecutive 80 MHz clock edge if needed
- → Leftover 17 e-links dedicated to GBT-SCAs for ECS configuring and monitoring (see later)



In simple words:

- Odd bits of GBT protocol on rising edge of 40 MHz clock (first, msb),
- Even bits of GBT protocol on falling edge of 40 MHz clock (second, lsb)

# TFC decoding at FE after GBT



IHCh

This is crucial!!

→ we can already specify where each TFC bit will come out on the GBT chip

→ this is the <u>only way</u> in which FE designers still have minimal freedom with GBT chip

✓ if TFC info was packed to come out on only 12 e-links (first odd then even), then decoding in FE ASIC would be mandatory!

✓ which would mean that the GBT bus would have to go to each FE ASIC for decoding of TFC command

→ there is also the idea to repeat the TFC bits on even and odd bits in TFC protocol

- ✓ would that help?
- ✓ FE could tie logical blocks directly on GBT pins...



# Now, what about the ECS part?

#### Each pair of bit from ECS field inside GBT can go to a GBT-SCA

- One GBT-SCA is needed to configure the Data GBTs (EC one for example?)
- The rest can go to either FE ASICs or DCS objects (temperature, pressure) via other GBT-SCAs
  - ✓ GBT-SCA chip has already everything for us: interfaces, e-links ports ...
    - $\rightarrow$  No reason to go for something different!
  - ✓ However, «silicon for SCA will come later than silicon for GBTX»...
    - $\rightarrow$  We need something while we wait for it!





## Now, what about the ECS part?

#### Note that:

- Many FE chips can be connected to same GBT-SCA
  - ✓ Provided they use the same bus (and same protocol)
  - ✓ Provided we have a proper addressing scheme at the FE side (and its mapping)
- Or (viceversa) many GBT-SCAs can be connected to the same FE chip
  - ✓ If needed to have more than 80 Mb/s for each FE chip ECS... (really?!?)

To make this work, the only thing we need is to be able to:

- .. drive the right FE chip at the right address ..
- .. with the right GBT-SCA ..
- .. with the right protocol for the chosen bus ..
  - → SOL40 will do that in the most flexible way possible
    - ✓ driving the GBT-SCA through the downlink
  - → ECS (control pc) must provide:
    - ✓ the mapping of the FE
    - ✓ the mapping of GBT-SCA





LHCb Electronics Upgrade Meeting, 26/07/12

F. Alessio, R. Jacobsson



#### Easy: the GBT-SCA has everything set up (on paper...)

- $\rightarrow$  Only thing is to build proper protocol
- → FE designer selects the bus + addressing scheme, we built a generic entity in SOL40 to drive it.









# Latency and phase control

Investigate with ALTERA and Jean-Pierre two years ago → Trick is to use the bitslip management already in FPGA ✓ Issue: need 8b/10b encoding → Set a reference value

→ Bitslip the word by the difference between the measured value and the reference value to re-align the words

First implementation seems to work

- → Stress tests various clock loss/recovering situations
- → Estimation of maximum delay in recovering

# **Event Destination and Farm Load Control**

#### The current system operates in a powerful mixture of *push and pull protocol*

### controlled by ODIN :

- → Asynchronous pull mechanism
- → "Push" driven by trigger type and destination command
- → Note: LHCb-PUB-2011-023
  → 4 years faultless operation

*Similar proposal for upgrade* → Comments in backup





# **Event Destination and Farm Load Control**

#### Central FPGA based implementation

- Extreme reliability, flexibility, speed, controllable latencies
- → Central event packing control
  - Different trigger types and destination types
  - Variable MEP packing factor
- → Dynamic rate regulation as function of farm rate capacity
  - Accounts for statistical variations in processing time

#### → Dynamic handling of farm nodes in-flight

- Processing blockages, failures, interventions
- All impacts on rate capacity handled automatically
- As soon as nodes are recovered, included automatically in-flight by event request mechanism
- → Minimal event loss and accurate dead-time counting

Contrary to conventional pull scheme, this is robust against event request packet losses



# **Event Destination and Farm Load Control**

### Buffer requirement trivia

- Readout boards: ~1.5 MEPs per link
- Network: Some naïve assumptions
  - Rate: 30 MHz
  - MEP packing factor 10 → 3 MHz MEPs and 3 MHz MEP Requests
    - → Current ODIN can handle 1.8 MHz of MEP Requests (ODIN <-> FARM is 1 GbE...)
  - Event size 100 kB → 1 MB / MEP
  - Farm nodes 5000 → 600 MEPs/node/s → 1.7ms / MEP
  - Switch subunit sharing resources: 50 links / subunit  $\rightarrow$  100 subunit
  - $\rightarrow$  30 kHz of MEPs per switch subunit
  - $\rightarrow$  Every 1.7ms, 50 MEPs to juggle with  $\rightarrow$  <buffer> = O("50 MB")
  - → True need of memory depends on statistical variation of HLT processing time and "local farm derandomizer"
- Farm nodes: few MEPs in local derandomizing buffer

In our view, this looks like a straight-forward implementation...



### S-ODIN data bank

#### S-ODIN transmits a data bank for each accepted event in a MEP

→ Run number, event identifier, orbit number, bunch identifier, UTC time, event type, trigger mask, bunch crossing information

S-ODIN data bank and LLT data bank is merged

(reminder: LLT is in same board as new S-ODIN)

- → Info about timestamp, trigger type, bxid, trigger decision...
  - Mostly like now
- → Will need at least 10GbE connection directly to FARM
  - what about 40GbE…? ☺
  - has to allow bandwidth partitioning as well
    - In fact «several» 10GbE (n\*10GbE...),
  - → reduced bank size for local tests
    - No LLT for instance



Old TTC system support and running two systems in parallel

We already suggested the idea of a *hybrid system*:

- reminder: L0 electronics relying on TTC protocol
- $\rightarrow$  part of the system runs with old TTC system
- → part of the system runs with the new architecture

#### How?

- 1. Need connection between S-ODIN and ODIN (bidirectional)
  - → use dedicated RTM board on S-ODIN ATCA card
- 2. In an early commissioning phase ODIN is the master, S-ODIN is the slave
  - → S-ODIN task would be to distribute new commands to new FE, to new TELL40s, and run processes in parallel to ODIN
  - $\rightarrow$  ODIN tasks are the ones today + S-ODIN controls the upgraded part
    - ✓ In this configuration, upgraded slice will run at 40 MHz, but positive triggers will come only at maximum 1.1MHz...
      - Great testbench for development + tests + apprenticeship...
      - Bi-product: improve LHCb physics programme in 2015-2018...
- 3. In the final system, S-ODIN is the master, ODIN is the slave

→ ODIN task is only to interface the L0 electronics path to S-ODIN and to provide clock resets on old TTC protocol

# **LHCP** TFC fits well on xTCA and Marseille hardware

TFC development work at CERN apart from hardware testing and high level control

- ✓ All FPGA code (TFC logic including trigger, link protocols, board control)
- ✓ Special mezzanine(s) (Clock reception, LHC Interfaces, TTC, etc)
- ✓ Relay logic for TFC+FE Interface including optional ODIN logic for stand-alone activities
- ✓ Challenges:
  - TFC+ECSInterfaces with optional ODIN need to be ready and produced in quantities before any SD test setup
  - Validation of clock phase control and reproducibility of latency and jitter
  - Validation of tranmission protocols S-ODIN+SOL40 and SOL40+FE
    - Go for 8b/10b decoder to start with
      - □ Simple, as part of the ALTERA decoding
    - Validate GBT with TFC+ECS to FE information

#### Considerations

- ✓ In ATCA Dual Star technology, boards in Hub1 and Hub2 talks to all the boards in the crate
  - TFC+ECSInterface as Hub1 board
- ✓ S-ODIN located near the LHC interfaces (clock, machine timing and control information).
  - Bi-directional fibres connections to TFC Interface
- ✓ If no backplane, BE connection via TFC+ECSInterface must be done via fibres
  - How many receivers/transmitter per mezzanine/ how many mezzanines?





LHCb Electronics Upgrade Meeting, 14/02/13

F. Alessio, R. Jacobsson



- ✓ FPGA-to-FPGA GBT protocol: ok, but needs special frame alignment
- → No deterministic latency if no special words are sent!
- → Needs a special word (10 bits minimum) at power-up/after reset/after reconfiguration for the GX buffer to realign to the beginning of the frame + «deterministic latency»
  - First preliminary tests were ok, but needs more validation under stress tests!

# Lab work and planned (first) tests

Done!

Some lab work has already started:

- Set up a S-TFC test stand at the pit
- Get Marseille's AMC board first prototype 2.
  - First version of firmware with GBT protocol in it (developed in Marseille)
  - First version of control software in NIOS (developed in Marseille)
    - One word of acknowledgment for the work done by Jean-Pierre and Frederic Hachon in Marseille
- Get acquainted with the hardware 3.

4.

- Send first trigger words
  - 8b/10b protocol: using ALTERA features
  - GBT protocol: not possible to use ALTERA features
- Stress tests to validate latency control 5.
- Stress tests to validate phase control 6.
- Implement first version of TFC+ECS firmware with functionalities presented here 7.
  - Including first simple version of S-ODIN
- Develop first single-AMC test stand board with firmware + software to control the hardware 8.
  - Need dedicated simulation framework 1. → Already developed in 2009 (see https://indico.cern.ch/conferenceDisplay.py?confld=65307) → Needs mostly adaptations ...
  - Work to control (software) the single AMC card

**Done** (but will need revalidation on Stratix V + more tests!)



Done!









Done!