

# Status report on common simulation (and firmware) framework (for mini-DAQ) + points for discussion...

LHCb Electronics Upgrade Meeting 10 October 2013

Federico Alessio, Guillaume Vouters



What is this? (I)

# Common simulation framework

## develop code for TELL40 (including sub-detectors' user code) develop code for TFC

and

## study resource usage



# What is this? (II)

#### **BUT ALSO**

to develop FE logic by verifying its compatibility with the rest of the system (TFC and TELL40) and study resources usage

FE digital logic and packing algorithms/protocols should be validated in simulation in its proper environment! This means: with TFC and TELL40 + (LLI and DAQ).

This framework is also for you!





# General philosophy in our simulation endeavour

Configurable with many different parameters Easy Possibility to change and modify files locally and globally ble Define

Easy, reliable and controlled work environment

Define and study needed resources







# Fast commands available

(this is not an emulation, this is real and synthesizable code)

#### to TELL40

63 52	6352 51 50		49 18	17 14	13 10	
BXID(110)	Reserve	MEP Accept	MEP Dest(310)	Trigger Type(30)	Calibration Type(30)	


	9	8	7	6	5	4	3	2	1	0
s	ynch	Snapshot	Trigger	BX Veto	NZS Mode	Header Only	BE Reset	FE Reset	EID Reset	BXID Reset

#### to FE

23	12	11	10	9	8 5	4	3	2	1	0
BXID(	(110)	Reserve	Synch	Snapshot	Calibration Type(30)	BX Veto	NZS Mode	Header Only	FE Reset	BXID Reset

Periodicity, rates, codes are all configurable (just like in the current TFC!)

### For details, see LHCb-PUB-2012-017






# FE emulation

We needed some emulation code for the FE to test our own

- ✓ TFC commands and TFC logic make sense
- ✓ TELL40 decoding and BXID alignment
- ✓ Estimate needed resources at FE, TELL40, TFC
  - Study alternative solutions
  - Compilation performed for Stratix V

### For details, see LHCb-INT-2013-015




Compress (zero-suppress) data already at the FE


- reduce # of links from ~80000 to ~12500 (~20 MCHF to ~3.1 MCHF)
- data driven readout (asynchronous) + variable latencies!

#### Efficiently use data link bandwidth

- pack data on data link continuously with elastic buffer
- extensive use of GBT (robust FEC vs WideBus mode)
  - evaluate choices based on complexity vs robustness





LHCb Electronics Upgrade Meeting, 10/10/13



#### Header is the unique identifier for each event in frame


- ✓ Compulsory (tag for each crossing), partly programmable (must contain length of frame+BXID)
- ✓ Difficult buffer management, but almost no truncation.
- ✓ Flexible against occupancy problem (what if your estimate is wrong?).
- ✓ Maximum exploitation of bandwidth.
- Readout Board uses Header to decode and separate frames  $\rightarrow$  lots of resources.





#### This is different: one clock cycle $\rightarrow$ one event $\rightarrow$ one GBT frame

- ✓ Header more flexible: you can add addresses, hitmaps...
- ✓ Very simple buffer management, but truncation has to happen eventually.
- ✓ Not flexible against occupancy problem (again, what if your estimate is wrong?).
- ✓ Loses a bit of bandwidth as empty spaces must be padded to be sent out.
- $\checkmark\,$  Readout Board uses Header to decode and separate frames  $\rightarrow$  much fewer resources





# Reminder: fixed vs variable length header in dynamic packing

Dynamic packing with fixed length header.

Header field						
BXID	information	Length				
BXID [11:0]	X bits	Y bits				
	•					

Dynamic packing with dynamic length header (fully flexible!)

	Header Only	NZS	Output of data filter						
Synch	or BX Veto			Header fi					
	or BufferFull		BXID	No data	Length	Data field			
1	х	х	BXID [11:0]	х	х	Synch pattern			
0	1	х	BXID [n:0]	1	x	No data			
0	0	1	BXID [n:0]	0	NZS code (unique)	Uncompressed data			
0	0	0	BXID [n:0]	0	Data length [m:0]	Compressed data			



# What we have for the FE emulation

Implemented generic code for FE encoding/digital logic:

### ✓ Programmable

- Number of channel and size of channels
- Buffer depth
- GBT width frame (80 or 112 bits)
- Header fields
- Introduce bugs in a controlled way
  - skip BXID, swap BXID etc...
- ✓ Synthesizable
  - Estimate resources in FE

## Can emulate <u>ANY</u> FE packing algorithm (I mean it)!




## Studied differences in efficiency

Wave		
File Edit View Add Format Tools Window		
	u 🗈 🚗	
		2 Ω   ◎- 桷 監 ╚    ◎  ♠ ♠ ⇒   ☞ _ 100 ☞ € 및 및 ฿ ጄ ◎   ア) ♂ ♂ ₽- 脳 ₪ ♠    돈 ⊑ ♣ ඞ   ┣    봅 と Ҽ ป Ѐ ३
<b></b>	<b>Q</b>	
<b>\$</b> 1+	Msgs	
	000000000000000000000000000000000000000	
<pre>/q_top_level/FE/FE_core_newencoding/FE_INTERFACE_DATA_SIZE</pre>	05	
/q_top_level/FE/FE_core_newencoding/i_bx_veto_pipe	0	
/q_top_level/FE/FE_core_newencoding/i_header_only_pipe	0	
/q_top_level/FE/FE_core_newencoding/i_nzs_mode_pipe	0	
/q_top_level/FE/FE_core_newencoding/i_synch_pipe	0	
/q_top_level/FE/FE_core_newencoding/i_fe_interface_rdreq	1	
/q_top_level/FE/FE_core_newencoding/i_fe_interface_wrreq	1	
■ ↓ /q_top_level/FE/FE_core_newencoding/i_fe_data_fifo	0000000000000( 01418D	
	01418D	
/q_top_level/FE/FE_core_newencoding/index_written	73	
/q_top_level/EE/FE_core_newencoding/index_eft	12	
Interface_USEDWD	17	and and any property property and property and property and property and property and property and property from the property of the property
Image: Participation of the second state of	01010111000(	01100000000
/q_top_level/FE/FE_core_newencoding/STATE_FE	s_fe_1	
/q_top_level/FE/FE_core_generic/i_fe_interface_rdreq	1	
/q_top_level/FE/FE_core_generic/i_fe_interface_wrreq	1	
₽_↓ /q_top_level/FE/FE_core_generic/i_fe_data_fifo	000000000000000000	
Image: A state of the state	00000110000(	
Image: A standard and the standard an	000000000000000000000000000000000000000	
Image: A start of the start	000000000000000000000000000000000000000	
/q_top_level/FE/FE_core_generic/index_written /q_top_level/FE/FE_core_generic/index_left	81 60	
/q_top_level/FE/FE_core_generic/FE_INTERFACE_USEDWD	25	and a superior of the superior
	01010111000	
/d_top_level/FE/FE_core_generic/STATE_FE		s fe idle bis ())))
Asse Now	76487500 ps	200000000 ps 220000000 ps 30000000 ps 350000000 ps 400000000 ps
Cursor 1	57338500 ps	200000000 ps 220000000 ps 30000000 ps 30000000 ps 400000000 ps
	43563500 ps	2107/3000 ps
164187582 ps to 450585234 ps Now: 480,607,500 ps Delta: 2		

## Studied differences in efficiency

This is just an example:

500 channels of 4 bits each, occupancy 3.5%, buffer depth 160, 12 bits of BXID




LHCh


## Studied differences in efficiency


This is just another example:

500 channels of 4 bits each, occupancy 4%, buffer depth 160, 4 bits of BXID




LHCh






LHCb Electronics Upgrade Meeting, 10/10/13







# Studied impact on TELL40 resources

Length field will likely contain the number of channels hit (not the length of the data word – that would require more bits) Each channel has a "data length unit value" (i.e. size of each channel)






LHCb Electronics Upgrade Meeting, 10/10/13



LHCb Electronics Upgrade Meeting, 10/10/13





Is that all?

# Not yet...

We have an easy, reliable and robust way to start the simulation and share files/components

 Scripts to launch simulation environment (and compilation) in ModelSim, start up top modules, include entities, make connections between components, make it easy for the users

 LHCb upgrade GIT repository to share files, track versions ... (see yesterday's meeting for more information)
 <u>https://indico.cern.ch/conferenceDisplay.py?confId=254741</u>

✓ FORGE website to share documentation ... <u>https://lbredmine.cern.ch/projects/amc40/documents</u>


#### LHCD THCD ONLINE

# What's next?

We will make it available by the next electronics meeting to sub-detectors to start developing and test their code!



#### (just in time for Christmas)



LHCb Electronics Upgrade Meeting, 10/10/13



## Before concluding

FE emulators are there only to help us develop our code...

... you will be requested to test and insert your own FE code in the simulation framework ...

... you will be requested to test and insert your own TELL40 "user data processing code" in the simulation framework as well.

(We simply eased your job by having a reliable simulation environment).



## Conclusion

Lots of progress over the summer:

- ✓ TELL40 and TFC firmware ready
- ✓ DAQ core is ready (Paolo)
- ✓ LLI is ready (Jean-Pierre et al.)


to be put together now.


- Extensive simulation framework basically ready
- First compilation attempt for Mini-DAQ successful
- More studies will be done on resource usage and algorithms and will be circulated.

If you have requests, please get in contact with us. However, you will surely hear from us (beware)... ©



# Qs & As?





- no change: 1 bit for each AMC board + BXID for which the throttle was set
  - → 16 bits in 8b/10b encoder
  - → same GX buffer as before (as same decoder!)



# S-TFC protocol to FE, no change

✓ TFC word on downlink to FE via SOL40 embedded in GBT word:
 → 24 bits in each GBT frame every 40 MHz = 0.98 Gb/s
 → all commands associated to BXID in TFC word

23 12	11	10	9	85	4	3	2	1	0
BXID(110)	Reserve	Synch	Snapshot	Calibration Type(30)	BX Veto	NZS Mode	Header Only	FE Reset	BXID Reset

Put local configurable delays for each TFC command


- GBT does not support individual delays for each line
- Need for «local» pipelining: detector delays+cables+operational logic (i.e. laser pulse?)
   → DATA SHOULD BE TAGGED WITH THE CROSSING TO WHICH IT BELONGS!


#### TFC word will arrive before the actual event takes place


- To allow use of commands/resets for particular BXID
- Accounting of delays in S-ODIN: for now, 16 clock cycles earlier + time to receive
- Aligned to the furthest FE (simulation, then in situ calibration!)


#### TFC protocol to FE has implications on GBT configuration and ECS to/from FE

see specs document!











- ✓ use 80 MHz phase shifter clock to sample TFC parallel word
- TFC bits are packed in GBT frame so that they all come out on the same clock edge
  - ✓ We can repeat the TFC bits also on consecutive 80 MHz clock edge if needed
- → Leftover 17 e-links dedicated to GBT-SCAs for ECS configuring and monitoring (see later)



In simple words:

- Odd bits of GBT protocol on rising edge of 40 MHz clock (first, msb),
- Even bits of GBT protocol on falling edge of 40 MHz clock (second, lsb)



# TFC decoding at FE after GBT

This is crucial!!


- → we can already specify where each TFC bit will come out on the GBT chip
- → this is the <u>only way</u> in which FE designers still have minimal freedom with GBT chip
  - ✓ if TFC info was packed to come out on only 12 e-links (first odd then even), then decoding in FE ASIC would be mandatory!
  - ✓ which would mean that the GBT bus would have to go to each FE ASIC for decoding of TFC command
- → there is also the idea to repeat the TFC bits on even and odd bits in TFC protocol
  - ✓ would that help?
  - ✓ FE could tie logical blocks directly on GBT pins...





# Now, what about the ECS part?

#### Each pair of bit from ECS field inside GBT can go to a GBT-SCA

- One GBT-SCA is needed to configure the Data GBTs (EC one for example?)
- The rest can go to either FE ASICs or DCS objects (temperature, pressure) via other GBT-SCAs
  - ✓ GBT-SCA chip has already everything for us: interfaces, e-links ports ...
    - $\rightarrow$  No reason to go for something different!
  - ✓ However, «silicon for SCA will come later than silicon for GBTX»…
    - $\rightarrow$  We need something while we wait for it!









Separate links between controls and data

- A lot of data to collect
- Controls can be fanned-out (especially fast control)

Compact links merging Timing, Fast and Clock (TFC) and Slow Control (ECS).

- Extensive use of GBT as Master GBT to drive Data GBT (especially for clock)
- Extensive use of GBT-SCA for FE configuration and monitoring





HCD HCD NLINE			SYN	ICH will al	GBT c	o achieve link synchroniz xchange data field with N	ration	packing
GBT PACKING LOGIC			00000 MANUAL ALIGNMENT FRAME (programmable via ECS) EV XX HEADER 0x5					
ELSE	ELSE			MANUA	ANUAL ALIGNMENT FRAME EV XX+1 0x5 (programmable via ECS) HEADER			
GBT FRAME – EXAMPLE WITH GBT SIZE 84 BITS WITH FEC CORRECTION								
C	DATA WORD of EV 01 EV 01 HEADER				NB: GBT HEADER = X"5" if	data or X"6" if IDLE	•	
DW of EV 02	V of EV 02 EV 02 HEADER REST OF DATA WORD of EV 0			0x5	EX: EV02 is NZS			
	REST OF DATA WORD of EV 02							
	REST OF DATA WORD of EV 02							
EV 04 HEADER			ATA WORD of EV 02					
DW OF EV 06			05 HEADER REST OF EV 04 HEADER		FOLLOWING 3 EVENTS HAVE HEADER ONLY = 1 FROM TFC			
	REST OF DATA WORD of EV 06				NEXT EVENT IS IN LINE			
DW of EV 07	EV 07 HEADER	REST OF DATA WORD of EV 06		0x5				
DW of EV 08 EV	EV 08 HEADER REST OF DATA WORD of EV 07 0x5							
EV 09 HEA	EV 09 HEADER REST OF DATA WORD		of EV 08	08 0x5				
	00000				DERANDOMIZER IS EMPTY, SI FRAME OVER GBT FRA			Very important to
EV 11 HEADER			/ORD of EV 09				analyze simulation	
	REST of EV 11 HEADER			0x5				output bit-by-bit and
		GBT					clock-by-clock!	



## The code: configuration

FE generic data generator is fully programmable:

- Number of channels associated to GBT link
- ✓ Width of each channel
- ✓ Derandomizer depth
- ✓ Mean occupancy of the channels associated to GBT link
- ✓ Size of GBT frame (80 bits or WideBus + GBT header 4 bits)

Extremely flexible and easy to configure with parameters

Covers almost all possibilities (almost...)

✓ Including flexible transmission of NZS and ZS

Including TFC commands as defined in specs

- ✓ Study dependency of FE buffer behaviour with TFC commands
- ✓ Study effect of packing algorithm on TELL40
- ✓ Study synchronization mechanism at beginning of run
- ✓ Study re-synchronization mechanism when de-synchronized
- ✓ Etc... etc... etc...

#### And it is fully synthesizable... ©

### Conclusions



Packing mechanism as specified in our document is feasible.

Will be used temporarily to emulate FE generated data in global readout and TFC simulation.

#### However, very big open questions:

- Is your FE compatible with such scheme? What about such code in an ASIC?
- Behaviour of FE derandomizer will strongly depend on your compression or suppression mechanism.
  - If dynamic could create big latencies
  - If your data does not come out of order can become quite complicated...
- Behaviour of FE derandomizer will strongly depend on TFC commands
  - FE buffer depth should not rely on having a BX VETO! Aim at a bandwidth for fully 40 MHz readout → BX VETO solely to discard events synchronously.
  - What about SYNCH command? When do you think you can apply it? Ideally after derandomizer and after suppression/compression, but...
- ✓ How many clock cycles do you need to recover from an NZS event?
  - Can you handle consecutive NZS events?



Old TTC system support and running two systems in parallel

We already suggested the idea of a *hybrid system*.

- reminder: L0 electronics relying on TTC protocol
- $\rightarrow$  part of the system runs with old TTC system
- → part of the system runs with the new architecture

How?

- 1. Need connection between S-ODIN and ODIN (bidirectional)
  - → use dedicated RTM board on S-ODIN ATCA card
- 2. In an early commissioning phase ODIN is the master, S-ODIN is the slave
  - → S-ODIN task would be to distribute new commands to new FE, to new TELL40s, and run processes in parallel to ODIN
  - → ODIN tasks are the ones today + S-ODIN controls the upgraded part
    - ✓ In this configuration, upgraded slice will run at 40 MHz, but positive triggers will come only at maximum 1.1MHz...
      - Great testbench for development + tests + apprenticeship...
      - Bi-product: improve LHCb physics programme in 2015-2018...
- 3. In the final system, S-ODIN is the master, ODIN is the slave

 $\rightarrow$  ODIN task is only to interface the L0 electronics path to S-ODIN and to provide clock resets on old TTC protocol