


3D-S: A fast, high resolution, low-mass, detector with embedded cooling and internal charge multiplication capability

Cinzia Da Vià, The University of Manchester, UK

GianFranco Dalla Betta, Marco Povoli, Ian Houghton, Maurizio Boscardin, Jasmine Hasi, Angela Kok, Giulio Pellegrini, Chris Kenney, Sherwood Parker, Giovanni Darbo, Sebastian Grinstein, Philippe Grenier, Steve Watts, Vladislav Tyzhnev, Giulia Romagnoli, Jerome Noel, Paolo Petagna, Alessandro Mapelli



❖ Introduction


❖ 3D-S the low mass modular system:

- ❖ The sensor
- ❖ The interconnection
- ❖ The micro-channel cooling


❖ Summary and plans

3D-S


We are exploring ways to build a low mass modular system exploiting "micro-fabrication". The ATLAS Vertex detectors at the HL-LHC is our primary goal.




Precision reconstruction



Material budget




Radiation tolerance



50-100 μm
3D thickness

- ❖ Thin 3D silicon sensor modules with active edges
- Charge multiplication by design



150-200 μm
After backthinning

- ❖ Interconnected with micro-bump bonds and through chip bias supply





~50 μm
cap

- ❖ Embedded micro-cooling


- ❖ Support

Microfabrication




For 3D sensors electrode definition and active edges

For cooling micro-channels




Interconnectivity Using TsV



Extra holes
On 3D sensor side
To carry signal out


1- conformal metal
2-doped poly (tests encouraging)



Aspect ratio

M. Puech. ALCATEL

Cinzia Da Via, Uni. Manchester, Trento Workshop 20th February 2013




11:1 1997


24:1 2009
Today

40-60:1

110:1!!!




Etching rate depends on exposed area



etching rate depends on aspect ratio


Other structures already fabricated at STANFORD (C. Kenney, J. Hasi) to improve speed, detection properties




3D Parallel trenches



3D coaxial layout



3D hexagonal





Dual readout:



Improved spatial resolution
With the same material budget

C. Da Via et al., "Dual readout - strip/pixel systems",
NIM A594, pp. 7-12 (2008).


A thin 3D sensor with active edges



X-ray micro beam scan J. Hasi



Active edge



(a) Si deep trench etching

(b) Filling with Poly-Si

Aspect ratio

$$D/d = 24$$




$$55/24 = 2.3$$

- ❖ 3D silicon with active edges
- ❖ Processing vias on thin silicon requires a support wafer
- ❖ In 3D Capacitance decrease with thickness
- ❖ Epitaxial silicon can be used in case of very thin substrates
- ❖ The support wafer can be removed after bump bonding (or after UBM using reversible wafer bonding)

U3DTHIN sensors

When sensor thickness is reduced below 50 μm , capacitance is high and electronic noise is large

Idea: combine very thin sensors with 3D geometry




F. García et al., Nucl. Instrum. Meth. Phys. Res. A 607 (2009) 57

Activity at SINTEF

A. Kok, Workshop on 3D sensors and Microfabrication Systems

Temporary bonding - brewer science® waferbond®



Bonding device wafer to a carrier to allow processing



Through substrate patterning (eg. VIA)




Patterning of through substrate structure



Release of carrier wafer

Similarly, sensors with active edges can have the support wafer removed when bonded to a carrier wafer, while sensors are release once the waferbond® is removed






3D Fast + Charge multiplication by design simulation results





Sentaurus simulation package
M. Povoli and G-F Dalla Betta (University of Trento, Italy)

Size = $10 \times 10 \times 1 \mu\text{m}^3$
Column radius = $2 \mu\text{m}$
Electrode doping = $5 \times 10^{19} \text{cm}^{-3}$
Bulk doping = $1 \times 10^{13} \text{cm}^{-3}$

Transients with minimum-ionizing particles



$V=130\text{V}$



GAIN does Not depend on position


Radiation Tolerance of 3D sensors

$$\lambda = \tau \times v$$


Drift length time Drift Velocity (saturated)

$$S = \frac{\lambda}{L} \left[1 - \exp\left(-\frac{L}{\lambda}\right) \right]$$


L= Inter-Electrode Spacing




2E = 103um







3E= 71um (IBL DESIGN)



4E= 56um



5E= 47um




At $9 \times 10^{15} \text{ ncm}^{-2}$
And biases below 200V

L=IES [um]	105	71	56	47
Signal Efficiency [%]	45	51	66	68
Charge 50um [e-]	1800	2040	2640	2720
Charge 100um [e-]	3200	4080	5280	5440

Signal efficiency and signal charge in Si Sensors

[9] C. Da Via et al., (NIMA-D-08-00587)
 [10] G. Kramberger et al., Nucl. Instr. Meths. A 554 (2005) 212-219
 [11] G. Kramberger, Workshop on Defect Analysis in Silicon Det, Hamburg, August 2006. <http://wwwiexp.desy.de/seminare/defect.analysis.workshop.august.2006.html>
 [12] G. Casse et al., Nucl. Instr. Meths. A (2004) 362-365
 [14] T. Rohe et al. Nucl. Instr. Meths. A 552 (2005) 232-238
 [16] F. Lemeilleur et al., Nucl. Instr. Meths. A 360 (1995) 438-444



Simple example at 10¹⁶ ncm²


Δ=substrate thickness
 λ= <trapping distance>~30μm

$$S_{MIP\ planar} \sim 80 (\lambda / IES) \times \Delta \sim 80\lambda \sim 80 \times 30 \sim 2400e^-$$



$$S_{MIP\ 3D} \sim 80\lambda \times (\Delta / IES) \sim 2400 \times 210 / (71 - 22_{\text{electrode implant}}) \sim 10290e^-$$

3D has more signal charge because collection distance and substrate thickness are Decoupled


Interconnectivity: New developments in small pitch bump-bonding



bump pitch	5.0 μm
Metal pad	4.0 x 4.0 μm
Bump opening	3.0 x 3.0 μm
Bump size	2x2 μm (bottom)



Embedded Micro-cooling



Two methods presently explored:

1- surface micro-grooves

2- over-etched channels in trenches

SuperB

Development of light prototypes support for silicon pixel detectors cooling based on microchannel technology



INFN

F. Bosi - M. Massa

INFN-Pisa
on behalf of the Super-B SVT Group

INFN

F. Bosi, M. Massa, PIXEL 2010, September 6 – 10, 2010 Grindelwald, Switzerland



Micro-channels fabricated at FBK in collaboration with the Pisa group



Prototype using Method 1

Cinzia Da Via, Uni. Manchester, Trento Workshop 20th February 2013

Driving CERN +EPFL group






Giulia Romagnoli
Jerome Noel
Paolo Petagna
Alessandro
Mapelli
(Jan McGill)
(Alan Honma)



Bump-bonding and
Thinning IZM Berlin

LHCb design



Fabricated at EPFL Lausanne

ATLAS Micro-channel Cooling - First Prototype




- 35 Channels $50 \times 50 \mu\text{m}$ + $200 \mu\text{m}$ walls
- Channels with restrictions ($10 \mu\text{m}$ wide \times $50 \mu\text{m}$ deep, 7mm long)
- Two holes for inlet and for outlet (1.6mm diameter)
- Pillars in the outlet to maximize the bonded surface

Silicon device $380 \mu\text{m}$ thick, with etched micro-channels
Bonding with 2mm pyrex to close the channels



Pillars in the outlet to maximize the bonded surface

2 holes for fluidic inlet and outlet (1.6mm diameter)



Restrictions ($10 \mu\text{m}$ wide \times $50 \mu\text{m}$ deep, 7mm long) to bring CO_2 in critical conditions at the channels entrance

35 micro-channels $50 \times 50 \mu\text{m}$ separated by $200 \mu\text{m}$ wide walls




silicon heater with (20 nm Ti + 200 nm Au) metal layer



With glued nano-port connectors





Connect the device to a CO_2 plant



Pt100 on the surface


Second prototype cooling tests with CO2

Cinzia Da Via, Uni. Manchester, Trento Workshop 20th February 2013



Manufactured at EPFL
Measurements Giulia Romagnoli

No cooling!!! →




Supports





Plume Collaboration
For the ILC

Ultra-thin ladders



- Open-cell foam
- Macroscopically uniform
- No tensioning needed

- Lightweight elements in silicon carbide (SiC) foam
 - 4 to 8 % fill factor
 - Can be machined



Summary and plans

3D-S :

a compact detector module with:

- Active edges
- Fast
- Charge multiplication by design
- Embedded cooling



should address some of the future vertex detector challenges:

- Granularity (this will be electronics dependent)
- Low mass
- Radiation tolerance

prototypes of sensors (FBK, CNM, SINTEF, SLAC) and micro-cooling channels (see talk of Giulia Romagnoli) are being designed and fabricated

Simulated structures show that charge multiplication by design can have gain as good as 7 before and after irradiation

A test module based on a 230 microns 3D sensor from the IBL-pre-production (with slim edges) bump-bonded to a 100 micron thin front-end electronics FE-I4 A chip (IZM Berlin) is being equipped with micro-channels and will be tested in beams before and after irradiation




SPARES

Preliminary Tests

Pressure test good up to 65 bars

Mass flow rate: **0.25 g/s** (1000 * nominal)


Temperature measurement accuracy $\pm 0.5\text{ }^{\circ}\text{C}$



Numerical simulations of CO₂ flow courtesy of João Noite

Design optimized for ideal flow conditions:

- Flow rate = **0.2 mg/s**
- $T_{\text{inlet}} = -18\text{ }^{\circ}\text{C}$
- $T_{\text{after restrictions}} = -20\text{ }^{\circ}\text{C}$
- $\Delta T_{\text{under chip area}} < 1\text{ }^{\circ}\text{C}$
- $P_{\text{inlet}} = \sim 20\text{ bar}$
- $\Delta P = \sim 0\text{ bar}$






Test conditions (limited by setup):

- Flow rate = **0.2 g/s**
- $T_{\text{inlet}} = -2\text{ }^{\circ}\text{C}$
- $T_{\text{after restrictions}} = -4\text{ }^{\circ}\text{C}$
- $\Delta T_{\text{under chip area}} \sim 10\text{ }^{\circ}\text{C}$ estimated
- $P_{\text{inlet}} = \sim 35\text{ bar}$
- $\Delta P = \sim 10\text{ bar}$

TRAPPING in Si → COLLECT ELECTRONS, INCREASE E-field and USE SHORT 'IES' (THIN SUBSTRATES FOR PLANAR)

NIMA 603 (2009) 319–324



τ_{tr}


V_{drift}

λ (trapping distance)

$$\frac{dS}{dt} = q \frac{dV_W}{dx} \frac{dx}{dt} \exp\left(-\frac{x}{\lambda}\right)$$

$$S = \frac{\lambda}{L} \left[1 - \exp\left(-\frac{x}{\lambda}\right) \right]$$

Expected signal
After irradiation
Without multiplication
Depends on λ/L
This is also true for
diamond



3D for the ATLAS IBL by the 3DATLAS R&D Collaboration 25% of the total IBL modules


NIMA 694 (2012) 321–330



See N14-154 poster

total pixel
number:
26880

Total number
of columns
per chip :
>100.000





4+1 runs were completed in February and October 2012 by CNM (Barcelona, Spain) and FBK (Trento, Italy) with double side process with >350 good chips, more than 100 wafers and an yield exceeding 60% fulfilling the following:

Sensor specifications for IBL:

- > Qualify to $5 \times 10^{15} n_{eq}$
- > max. power dissipation: 200 mW/cm² at -15 C
- > tracking efficiency > 98%.



Item	Sensor Specification
Tile type	single
Number of n ⁺ columns per 250 μm pixel	2 (so-called 2E layout)
Sensor thickness	230 ± 20 μm
n ⁺ -p ⁺ columns overlap	> 200 μm
Sensor active area	18860 μm × 20560 μm (including scribe line)
Dead region in Z	< 200 μm guard fence ± 25 μm cut residual
Wafer bow after processing	< 60 μm
Front-back alignment	< 5 μm



50μm

250μm