



Radiation-Hard/High-Speed Parallel Optical Links

K.K. Gan, H. Kagan, R. Kass, J. Moore, D.S. Smith The Ohio State University

> P. Buchholz, M. Ziolkowski Universität Siegen

> > September 2, 2013



Outline



- Introduction to a compact solution
- Results with 5 Gb/s VCSEL array driver
- Preliminary Design of 10 Gb/s VCSEL array driver
- Summary



Use of VCSEL Arrays in HE

- Widely used in off-detector (no radiation) data transmission
- First on-detector implementation in pixel detector of ATLAS
 - experience has been positive
 - VCSELs used are humidity sensitive but they are installed in very low humidity location
 - modern VCSELs are humidity tolerant
 - opto-links built by OSU have ~0.1% broken links
 - ⇒ use arrays for current pixel detector upgrade (IBL)



New Parallel Optical Engin

Ninth International "Hiroshima" Symposium on the Development and Application of Semiconductor Tracking Detectors International Conference Center Hoodening, Japan Sep. 1 (Sun. central) - Sep. 5 (Thurt), 2013

This indicates the Conference Center Hoodening, Japan Sep. 1 (Sun. central) - Sep. 5 (Thurt), 2013

This indicates the Conference Despite by Toorlier-22870

To PUS

Semi additional Conference Despite by Toorlier-22870


To PUS

Semi additional Conference Despite by Toorlier-22870

To PUS

Applications - Septiments -

- Improved design for new pixel layer of ATLAS
 - use 12-channel VCSEL and PIN arrays
 - ⇒ 36 optical channels



K.K. Gan PIN opto-pack

HSTD9



New 12-Channel VCSEL Dri




- New ASIC designed using 130 nm CMOS
- Incorporate improvements taking advantage of experience from 1st generation parallel optical engine:
 - ✓ redundancy to bypass a broken VCSEL
 - special thanks to FE-I4 group (Roberto Beccherle et al.)
 for command decoder circuit
 - power-on reset in case of communication failure:
 - no signal steering
 - ✓ 10 mA modulation current (on current)
 - ✓ 1 mA bias current (off current)
- Will only operate at 160 Mb/s for new pixel layer but designed ASIC to operate at much higher speed (5 Gb/s) to gain experience in designing high-speed parallel driver



New VCSEL Array Drive




- Only inner 8 channels connected to new pixel modules
 - future driver could reserve only one channel for redundancy





High-Speed Test Configuration









Optical Eye Diagram



5 Gb/s VCSEL driver



SFP+



- optical eye diagram @ 5 Gb/s for this 1st prototype run satisfies the IEEE spec
 - double band structure is due to hysteresis




Eye with One/All Channels Act



One channel active

All channels active




- all channels work @ 5 Gb/s with bit error rate $< 5 \times 10^{-13}$ for all channels active
- jitter increases with all channels active but still passes the mask test



Effect of Steering on Eye



VCSEL spare 1




Receiving LVDS signal from channel 8, steering to VCSEL spare 1




Effect of Steering on Eye



Spare 1 output with other channels off



Spare 1 output with all channels active



- steered channel still passes the mask test
 - jitter increases with all channels active



Radiation Hardness



- 10 Gb/s VCSEL arrays have been proven to be radiation hard to tens of Mrad
 - send signal on ~1 m micro co-ax cables to less radiation and more serviceable location
- VCSEL array drivers + ULM 10 Gb/s VCSELs were irradiated with 24 GeV protons at CERN in August 2012 to 1.51x10¹⁵ protons/cm² (33 Mrad in GaAs)
 - Preliminary tests show problems operating at 5 Gb/s unless VDD increased (4 Gb/s is fine)
 - Suspect VCSEL damage (threshold shifts)
 to be the cause of reduced speed
 - need to confirm this with a separate irradiation



10 Gb/s VCSEL Driver (130




- 10 Gb/s transmission needed for ATLAS inner pixel layer and LAr readout upgrades
- joint ATLAS/CMS proposal funded via US DOE generic R&D program
- preliminary work indicates that
 we can achieve 10 Gb/s in 130 nm CMOS



10 Gb/s VCSEL Driver Layout








10 Gb/s VCSEL Driver





simulation of extracted layout of driver stage with parasitics of bond pads and proven version of VCSEL model



Future Plan



- planning to port design to 65 nm CMOS
 - recently signed non-disclosure agreement (NDA) with TSMC
 - plan for 4-channel prototype submission by end of this year
- NSF has recently funded the MRI proposal by OSU+SMU
 - OSU will acquire high-speed, modern equipment to replace equipment acquired with previous MRI in 2003
 - special thanks to NSF for enabling US to continue the leading role in the optical link R&D and fabrication



Summary



- VCSEL array offers compact solution to data transmission
- 5 Gb/s VCSEL array driver successfully prototyped
- Currently designing 10 Gb/s VCSEL array driver