



Overview of the ATLAS Insertable B-Layer (IBL) Project



D. Dobos
on behalf of
the ATLAS
Collaboration

5th Sept. 2013,
9th International
"Hiroshima"
Symposium,
Hiroshima, Japan.

ATLAS Pixel **THE IBL** Insertable B-Layer

Introduction

- ▶ Motivation
- ▶ Overview

Layout

- ▶ Sensors: Planar & 3D
- ▶ Testbeam Results
- ▶ FE-I4 Readout Chip

Production



- ▶ Modules & Staves
- ▶ Quality Assurance

Conclusions

Insertable B-Layer Motivation

TELL ME WHY!

- ▶ Pixel Detector showed great performance over last years (see Timon Heims talk)
- ▶ Essential for:
 - b-tagging,
 - tracking and
 - primary vertex





- ▶ Large Hadron Collider upgrade: \sqrt{s} 8 TeV \rightarrow 14 TeV
 - LHC luminosity of $10^{34} \text{cm}^{-2} \text{s}^{-1}$ will increase by factor 2-3
 - FE-13 inefficiency in B-Layer will reach 5% to 10%
- ▶ IBL aim: compensate inefficiency & radiation damage losses

Insertable B-Layer Overview

THE BASICS



- ▶ New 4th pixel silicon barrel layer with $r = 3.3$ cm, 12 MegaPixel
- ▶ Needs small radius ($r = 2.35$ cm) beam pipe
- ▶ Inner & outer carbon support tubes (IPT & IST)
- ▶ 14 staves with $\Phi = 14^\circ$ tilt angle & no z overlap
- ▶ Radiation Length $< 1.9\%$ X/X_0 using: carbon foam support, Titanium cooling tubes, CO_2 cooling
- ▶ High track density small radius & high luminosity:
 - increase radiation hardness: $5 \cdot 10^{15}$ $n_{\text{eq}}/\text{cm}^2$ & 250 MRad TID
 - investigate new sensor technologies: 3D & planar slim edge
 - use new pixel readout chip: FE-14



IBL Planar Sensors

SHORT PIXELS &
SLIM EDGE



D. Dobos
CERN



IBL Overview




5

- ▶ Planar n-in-n oxygenated Si sensor
- ▶ Pixel electrodes on surface of bulk
- ▶ Proven ATLAS Pixel Detector technology and vendor: CIS
- ▶ Very high yield (90% accepted for IBL production)
- ▶ Reduced:
 - Pixel size 400 μm \rightarrow 250 μm
 - Thickness 250 μm \rightarrow 200 μm
 - Inactive edge 450 μm \rightarrow 200 μm
 - Depletion voltage: 35 V
- ▶ Increased radiation hardness:
5 \cdot 10¹⁵ n_{eq}/cm² & 250 MRad TID
- ▶ 26880 pixel per FE-I4 readout chip



IBL 3D FBK & CNM Sensors

- ▶ 3D double sided silicon sensors with vertical 2E electrodes used at high eta reduce collection time & depletion voltage
- ▶ 230 μm thickness
- ▶ Depletion voltage: 15 V
- ▶ Two 3D sensor vendors
- ▶ Acceptable yield (60% for IBL)




Testbeam Slim Edges


PLANAR
& 3D



- ▶ Several testbeams at DESY & CERN
- ▶ High efficiency confirmed with EUDET telescope runs
- ▶ results as expected for resolution, cluster size, and time-over-threshold (TOT) based Landau shape



Testbeam Efficiencies




IRRADIATED PLANAR

- ▶ $6 \cdot 10^{15}$ n_{eq}/cm^2
- ▶ 96.9% overall efficiency at 0°
- ▶ 86.4% overall efficiency at 15°

-1000V

IRRADIATED 3D CNNA



- ▶ $5 \cdot 10^{15}$ n_{eq}/cm^2
- ▶ 97.5% overall efficiency at 0°
- ▶ 99.0% overall efficiency at 15°



-160V

JINST 7
(2012)
P11010

New Readout Chip **FE-14**



- ▶ $\sim 2 \times 2 \text{ cm}^2$
- ▶ 87M transistors
- ▶ 26880 pixels
- ▶ 89% active area
- ▶ 130nm front-end chip can cope with higher radiation levels (750 MRad) and larger occupancies
- ▶ Local hit storage (four pixel region) supports higher occupancies without saturation
- ▶ Balanced outputs allow higher data transmission rates
- ▶ Low drop out regulators (LDO)

IBL Modules and Staves

SILICON &
KAPTON

D. Dobos
CERN




IBL Overview

10

SINGLE
CHIP
[SC]
3D

DOUBLE CHIP
[DC]
PLANAR



- ▶ Bare module assembly (IZM, Berlin)
 - 150 μm thinning of FE-I4 with glass handling wafer
 - Dicing
 - Bump bonding of sensor and FE(s)
 - Laser release of glass
- ▶ Module assembly (Bonn & Genova)
 - Flex to bare module glueing
 - Wire bonding
 - Quality assurance & burn-in


IBL Modules and Staves

CARBON & TITANIUM

D. Dobos
CERN




IBL Overview




- ▶ carbon foam with carbon fibre laminate bare stave
- ▶ embedded Titanium CO₂ cooling tube
- ▶ Flex PCB bus with Cu (signal & HV) & Al (power) lines
- ▶ Flex module wings
- ▶ Module loading in Geneva

- ▶ 14 staves a 32 FE-I4s
- ▶ 25% 3D single chip (SC) modules
- ▶ 75% planar double chip modules (DC)
- ▶ 2DC/4SC = power group



Readout Structure


RODS & BOCs



- ▶ New Readout Driver (ROD), new Back-of-Crate Card (BOC)
- ▶ Higher data flow density, $\sim 6\text{Gbit/s}$ per card
- ▶ Off-the-shelf transceiver components for detector communication
- ▶ Ethernet base-layer for control and calibration to overcome VME bottleneck


Module Production

BONN &
GENOVÀ




- ▶ Module production more than half way done (of 168+112 total modules)
- ▶ Should be finished in September


- ▶ Assembly test at 15°C
- ▶ 10x -40...+40°C thermal cycling during burn-in
- ▶ Qualification at -20°C
- ▶ Ranking



Stave **GENEVA** Loading




HANDLING



GUILLOTINE



LOADING



WING BENDING



WIRE BONDING



WIRE PULL TEST

Stave Quality Assurance AT CERN






- ▶ Reception tests (10°C)
 - Communication (eye diagrams, register tests)
 - Power up studies
 - Comparison with Geneva results
 - Sensor IVs & warm tunings
- ▶ Operation tuning (-20°C)
 - 10 TOT @ 16 ke⁻
 - 3, 2.5, 2, 1.5 ke⁻ threshold
 - Noisy and stuck pixel masks



- ▶ Operation (-20°C)
 - ²⁴¹Am and ⁹⁰Sr source scans with self-trigger
 - Cosmic run (with trigger scintillator)
 - Double trigger
 - ...

Highlights from the STAVE Quality Assurance





- ▶ 8 Staves assembled and 6 fully qualified up to now


3000E⁻
2500E⁻
2000E⁻
1500E⁻

THRESHOLD
WITH
10 ToT AT
16KE⁻

Highlights from the STAVE Quality Assurance



- Source scans with ^{241}Am & ^{90}Sr as well as cosmics runs show pixel functionality and allow charge calibration



IBL Stave Integration AT CERN Integration

D.Dobos
CERN 
IBL Overview **18**



Conclusions

Summary

- ▶ New innermost ATLAS silicon layer using 3D and planar slim edge sensors
- ▶ Chip and sensor show good yields
- ▶ Module production and stave loading currently ongoing
- ▶ Stave integration about to start

Outlook

- ▶ September: Finish module testing
- ▶ November: Finish stave loading and testing
- ▶ April 2014: Integration to Pixel Detector

Backup Slide IV CURVES

