


High-Voltage Pixel Sensors for ATLAS Upgrade


Ivan Peric
for HVCMOS collaboration

University of Heidelberg, Germany


- HV CMOS detectors (*particle detectors in standard HV-CMOS technologies*) are depleted active pixel detectors
- Main charge collection mechanism is drift (certain signal part is collected by diffusion as well)
- Implemented in commercial CMOS (HV) technologies (350nm and 180nm)



- Collection electrode is a deep-n-well in a p-substrate
- Pixel electronics is embedded in the n-well (PMOS: directly, NMOS in a P-well)
- Can be implemented in many commercial technologies (we tried also 65nm UMC CMOS); however the possibility to bias the n-well with a relatively high voltage is important
- Best properties offer HV CMOS technologies – the n-well is deep enough so that reverse voltages of up to ~120V can be used (no punch through between p-well and substrate)





- Example for AMS: 20/10 Ωcm (350/180nm CMOS) substrate resistance -> acceptor density $\sim 10^{15} \text{ cm}^{-3}$
- Depleted layer thickness estimation from the technology datasheet (area capacitance) for 60V bias (120 max): 10 μm (350nm), 7 μm (180nm)
- Typical measured MIP signal for a 50 μm x 50 μm pixel in AMS 0.35 μm (60V bias): 1800e (we estimate about 800e from depleted region and about 1000e by diffusion)










- Example for AMS: 20/10 Ωcm (350/180nm CMOS) substrate resistance \rightarrow acceptor density $\sim 10^{15} \text{cm}^{-3}$
- Depleted layer thickness estimation from the technology datasheet (area capacitance) for 60V bias (120 max): 10 μm (350nm), 7 μm (180nm)
- Typical measured MIP signal for a 50 μm x 50 μm pixel in AMS 0.35 μm (60V bias): 1800e (we estimate about 800e from depleted region and about 1000e by diffusion)




- Two development periods: 1) general development and 2) applications
- In 1) we used AMS 0.35 μm technology
- Several prototypes have been designed
- Three detector types:
 - A) Monolithic detector with intelligent CMOS pixels
 - Pixel electronic is rather complex – CMOS based charge sensitive amplifier, usually discriminator, threshold tune...
 - B) Monolithic detector with 4-PMOS-transistor pixel and rolling shutter RO
 - C) Capacitively coupled hybrid detectors
- Good results, >98% efficiency in test-beam, high radiation tolerance




- Two development periods: 1) general development and 2) applications
- In 1) we used AMS 0.35 μ m technology
- Several prototypes have been designed
- Three detector types:
 - A) Monolithic detector with intelligent CMOS pixels
 - Pixel electronic is rather complex – CMOS based charge sensitive amplifier, usually discriminator, threshold tune...
 - B) Monolithic detector with 4-PMOS-transistor pixel and rolling shutter RO
 - C) Capacitively coupled hybrid detectors
- Good results, >98% efficiency in test-beam, high radiation tolerance







Simple (4T) integrating pixels with pulsed reset and rolling shutter RO
21x21 μm pixel size



Efficiency vs. the in-pixel position of the fitted hit.
Efficiency at TB: ~98% (probably due to a rolling shutter effect)





Seed pixel SNR 27, seed signal 1200e, cluster 2000e






Spatial resolution
Sigma: 3.823 μm
Telescope resolution of 2.3 μm
not subtracted

Spatial resolution 3-3.8 μm


- The first applications of HVCMOS detectors will be the Mu3e experiment at PSI and the luminosity monitor for Panda experiment (GSI)
- 180nm HVCMOS technology chosen due to lower power consumption
- Low particle energy, thin detector required => monolithic pixel detector, thinned to 50 μ m
- Pixels contain only CSAs, every pixel connected to its readout cell, placed at the chip periphery, by an individual wire
- The concept is feasible for large pixels (80 μ m x 80 μ m)
- Advantages: minimal pixel capacitance, optimal SNR, separation of digital and analog circuits
- Disadvantage: inactive periphery (about 5%)
- Collaboration: Heidelberg PI and ZITI, PSI, ETH und University Zürich, University Geneva




- The first applications of HVCMOS detectors will be the Mu3e experiment at PSI and the luminosity monitor for Panda experiment (GSI)
- 180nm HVCMOS technology chosen due to lower power consumption
- Low particle energy, thin detector required => monolithic pixel detector, thinned to 50 μm
- Pixels contain only CSAs, every pixel connected to its readout cell, placed at the chip periphery, by an individual wire
- The concept is feasible for large pixels (80 μm x 80 μm)
- Advantages: minimal pixel capacitance, optimal SNR, separation of digital and analog circuits
- Disadvantage: inactive periphery (about 5%)
- Collaboration: Heidelberg PI and ZITI, PSI, ETH und University Zürich, University Geneva




- Also the use in HL LHC ATLAS upgrade is investigated
- Concept: The use of active HVCMOS sensors as replacement for the standard strip- and pixel-sensors and the use of existing (or slightly modified) readout ASICs
- Group of pixels connected to one readout channel, address information is coded as signal amplitude
- Realization: one pixel contains: CSA, comparator, threshold tune circuit and the address generator
- Address signals of the grouped-pixels are summed and connected to the input of the RO-channel
- Collaboration: CPPM, CERN, Universities of Geneva, Bonn, Göttingen, Glasgow, Liverpool, Heidelberg, LBNL,...



- Pixel readout: three pixels connected to one readout channel of the ATLAS FEI-chip (FEI4)
- Capacitive sensor-to-chip signal transmission, no need for bump bonds
- Advantages: smaller pixels, different pixel geometries can be combined with one ASIC (e.g. for the end caps), little material, fast readout, good resolution for large incident angles




- Strip readout: larger number of pixels (e.g. 100) grouped into segmented strips, readout with an amplitude sensitive strip-readout chip (multichannel chip)
- Advantages: Pixel detector ($n \times n$ pixels) is readout with a relatively small number of analog channels ($\sim n$) – in contrast to rolling shutter readout, time resolution is high
- Less material than in the case of the hybrid pixel detector and a similar time resolution.
- If summing scheme can cope with two simultaneous hits, the concept can work at relatively high occupancies (e.g. 8 particles / cm^2 / 25ns)





- Results of the project
- A small detector prototype chip “CCPD” has been designed
- CCPD can be readout with both a strip- and a pixel-readout chip
- Stand-alone readout is also possible
- Two chip iterations
- 1) optimized for small noise
- 2) optimized for radiation tolerance

CCPD Pixels



- Results of the project
- A small detector prototype chip “CCPD” has been designed
- CCPD can be readout with both a strip- and a pixel-readout chip
- Stand-alone readout is also possible
- Two chip iterations
- 1) optimized for small noise
- 2) optimized for radiation tolerance




- Three testing programs:
 - 1) Test in standalone modus: a) lab tests with electric signals (using charge injection circuit) and b) measurements with radioactive sources. Goals: functionality tests, measurements of noise, threshold dispersion, and the MIP signal amplitude
 - 2) Irradiations
 - 3) Tests with pixel readout chip (it works - three addresses can be distinguished, first testbeam measurement done, time stamp distribution ok => good time resolution)
 - 4) Tests with strip readout chip (still to be done)


CCPD Pixels

2	2
3	3
1	1

Signal amplitudes measured by FEI4




- Test in the standalone mode:
- Pixel addresses connected to a monitor line that can be accessed from outside via single IO pad
- Several CSA outputs can be measured directly – allows spectral measurements






- Several CSA outputs can be measured directly – allows spectral measurements
- Measured Sr-90 MPW signal at rather low 30V bias voltage (maximal 120V) ~1350e (we estimate 400e from depleted region **at 30V** – diffusion part 950e)
- **Estimated MIP signal for 60V bias: 1500e**






- Threshold and injection scans – noise, threshold dispersion
- Results for CCPD2 optimized for radiation hardness (not for low noise)
- Average pixel noise $\sim 75e$ (large spread)
- Threshold tuning: dispersion $\sim 25e$
- Estimated MIP signal at 60V: 1500e

Noise distribution




Threshold dispersion







- Average pixel noise $\sim 75e$ (large spread)
- Threshold tuning: dispersion $\sim 25e$
- Estimated MIP signal at 60V: $1500e$
- Required:
- $6 \times \text{SD}(\text{Noise}) + 6 \times \text{SD}(\text{Threshold}) = \text{Smallest signal}$
- $6 \times \text{SD}(\text{Noise}) + 6 \times \text{SD}(\text{Threshold}) = 600e$
- Question: what is the smallest signal for a MPW of $1500e$? (probably $\sim 1500/2 = 750 e$)



- Average pixel noise ~ 75e (large spread)
- Threshold tuning: dispersion ~ 25e
- Estimated MIP signal at 60V: 1500e
- Required:
- $6 \times \text{SD}(\text{Noise}) + 6 \times \text{SD}(\text{Threshold}) = \text{Smallest signal}$
- $6 \times \text{SD}(\text{Noise}) + 6 \times \text{SD}(\text{Threshold}) = 600\text{e}$
- Question: what is the smallest signal for a MPW of 1500e? (probably $\sim 1500/2 = 750\text{ e}$)
- In theory ok, but we still need to improve threshold tuning, so far we achieved a mean value of $\sim 800\text{e}$, 400e is required




- Irradiation studies:
- Two damage mechanisms: nonionizing and ionizing
- Results are generally promising, but we still do not have the results from a test-beam measurement with irradiated devices
- Older results (AMS 0.35 μ m technology)
- X-ray irradiation up to 60 Mrad (rad-hard device layout – enclosed transistors, chip on during irradiation) – increased noise and leakage current observed - after annealing and cooling they return to normal noise




- Older results:
- Proton irradiation to 10^{15} neq/cm² (standard device layout, chip off during irradiation) – increased leakage and noise – the MIP signal does not decrease significantly – diffusion still works?
- Neutron irradiation to 10^{14} neq/cm² (rolling shutter chip) – increased leakage and noise – diffusion part of the signal is decreased


Proton irradiation




Neutron irradiation



- 1) Two sets of detectors have been irradiated to 435 Mrad and 80 Mrad with protons at the PS (CERN) (chips on during irradiation)
- 2) X-ray irradiation to 50 Mrad (chips on during irradiation)
- 3) Neutron irradiation to 10^{16} neq/cm² (chips off during irradiation, only nonionizing damage)
- Influence of ionizing radiation higher than expected. Despite of that, Sr-90 spectrum can be measured after 80Mrad (proton irradiation)




CCPD1 at 380 Mrad (810^{15} n_{eq}) proton-irradiation
Beam signals




CCPD1 irradiated to 80 Mrad with protons
Sr-90 spectrum



- Chips were affected by x-ray irradiation (ionizing) strongly - large amplifier gain drop
- The chip irradiated to 435 Mrad works (responds to test signals), but particle signals can not be distinguished from noise after about 380 Mrad (gain drop too high – high threshold, large leakage, activation, cooling not possible)




CCPD1 irradiated with x-rays
Amplifier gain loss




CCPD1 irradiated to with protons
Count rate

- The detector irradiated with neutrons (10^{16} neq/cm²) works (capacitively readout by FE14), particles can be clearly detected at the room temperature, testbeam measurement has been done and will give us the rough estimation about the efficiency (setup is not optimized – e.g. no threshold tuning done)

- Several weak points in design have been identified that cause CCPD1 to be susceptible to ionizing radiation (symptoms are: gain drop and base line shift)
- The weak points have been fixed in CCPD2 (at expense of a slightly higher noise)
- CCPD2 implements three pixel types, fully rad hard, partially rad hard and a simple pixel that uses positive feedback and has a CMOS comparator
- A detector has been irradiated to 862 Mrad with x-rays. (chips on during the irradiation, 2 hours of annealing at 70C after each 100Mrad)
- Result for one partially rad hard pixel: input referred noise before irradiation 25mV (90 e)
- Input referred noise after irradiation 40mV (150 e) at room temperature
- We observe that amplifiers work with reduced bias current (2 μ A instead of 5 μ A) – probably only partially rad hard pixels are affected – bias NMOS diode can be affected by oxide charge



862 Mrad







- The noise increase can be addressed to
 - 1) Gain drop (by factor of two for the pixel)
 - 2) Bias current drop ($2\mu\text{A}$ instead of $5\mu\text{A}$ per amplifier) (under this condition we would have only 48 mA preamp current consumption per cm^2 detector area)
 - 3) HV leakage current





- Sr-90 spectra have been recorded before and after irradiation - no sign of signal loss at sensor
- 1V Injection (5000 e): 430 mV





- Sr-90 spectrum



- Several effects are still not understood
- The cause of the gain drop
- Several possibilities:
- Observed drop in the amplifier bias current
- Possible decrease of the feedback resistance, due to ionizing damage in the feedback transistor => shaping time decrease
- Notice that the fully rad hard pixels are not significantly affected




- Several effects are still not understood
- The origin of HV leakage current
- The current gets higher for lower (!) n-well voltage
- Parasitic PMOS? trapping of electrons in SiO₂?
- Injection of holes into n-well and their flow to p-substrate?
- Tunneling of trapped holes from SiO₂ to substrate?




Possible cause of leakage current?

2h 70C annealing

- The radiation hardening measures done for CCPD2 seem to be successful




CCPD1 irradiated with x-rays
Amplifier gain loss




CCPD2 irradiated with x-rays
Amplifier gain loss
Rad hard pixels




- Setup






- Strip measurement circuit



- Strip measurement circuit



- Strip measurement circuit






- We are investigating the use of HVCMOS detector for HLLHC ATLAS upgrade
- Test detectors CCPD1 (rad soft design) and CCPD2 (rad hard design) work
- MIP signal (1500 e), noise (75e) and threshold dispersion (25 e) values are good enough for efficient detection, however threshold tuning still have to be improved
- CCPD1 has been irradiated with x-rays, protons and neutrons, it is affected by ionizing radiation stronger than expected, however operation up to ~80Mrad is possible
- CCPD2 has been irradiated to 860Mrad with x-rays, it works, noise doubled at room T
- The noise increase can be mitigated by cooling and design optimization
- Irradiations of CCPD2 with neutrons and protons are planned
- Operation after 10^{15-16} neq/cm² could be possible if the diffusion signal is not entirely lost after these fluencies
- Plans for the next small test-detector
- Optimization of noise by increasing feedback resistance, bias current, etc.
- Optimization of pixel geometry
- Design and production of a larger test-detector (e.g. 1 cm²) planned for 2014




- **Good properties:**
- Fast charge collection (field $\sim 6\text{-}8.5\text{V}/\mu\text{m}$, collection time $\sim 100\text{ps}$)
- High radiation tolerance
- Thinning is possible (active region several $10\mu\text{m}$ at the surface)
- Relatively cheap due to the use of a commercial process (1.5 kEUR / 8inch wafer)
- **Disadvantages:**
- Small depleted region, relatively small primary- (drift collected) signal, pixel capacitance $\sim 100\text{fF}$ for larger pixels
- **We expect that the drift-collected signal does not decrease with irradiation, the question is how much of the diffusion part remains**
- SNR can be improved using the **charge sensitive amplifier** at the cost of increased power
- Main challenges: achieve good detection efficiency and low time walk for a given power budget
- Simulation example for $30\mu\text{m} \times 125\mu\text{m}$ pixel: a good SNR and a time walk of about 10ns can be achieved at the power consumption of about $100\text{mW}/\text{cm}^2$
- Some limitations arise from the fact that the electronic is placed inside the collecting electrode
- Additional capacitance, crosstalk
- Solution: the use of simplified pixel electronics


Thank you!

Backup Slides







EnL/R=1 - enables CCPD, disables hitbus/strip



EnL/R=1 – enables hitbus; strip and CCPD are always on



EnL/R=1 – enables hitbus; strip and CCPD are always on



EnL/R=1 – enables hitbus; strip and CCPD are always on

