Optoelectronics Working Group
Short Summary
<table>
<thead>
<tr>
<th>Time</th>
<th>Title</th>
<th>Presenter(s)</th>
<th>Room</th>
<th>Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>17:00</td>
<td>GBT Project Status</td>
<td>Filip Francis TAVERNIER <em>(CERN)</em></td>
<td>Room, Congress Center</td>
<td>Perugia, IT</td>
</tr>
<tr>
<td>17:20</td>
<td>VTRx Project Status</td>
<td>Dr. Jan TROSKA <em>(CERN)</em></td>
<td>Room, Congress Center</td>
<td>Perugia, IT</td>
</tr>
<tr>
<td>17:40</td>
<td>LOC Project Status</td>
<td>Jingbo YE <em>(Southern Methodist University, Department of Physics)</em></td>
<td>Room, Congress Center</td>
<td>Perugia, IT</td>
</tr>
<tr>
<td>18:00</td>
<td>US-CDRD Opto Project Status</td>
<td>Jingbo YE <em>(Southern Methodist University, Department of Physics)</em></td>
<td>Room, Congress Center</td>
<td>Perugia, IT</td>
</tr>
<tr>
<td>18:20</td>
<td>Si-photonics at ANL</td>
<td>Alexander PARAMONOV *(Argonne National Laboratory (US))</td>
<td>Room, Congress Center</td>
<td>Perugia, IT</td>
</tr>
<tr>
<td>18:30</td>
<td>Si-photonics at CERN</td>
<td>Sarah SEIF EL NASR *(University of Bristol (GB))</td>
<td>Room, Congress Center</td>
<td>Perugia, IT</td>
</tr>
</tbody>
</table>
1. Rad Hard Optical Link (1/3)

- **GBT**
  - GBTX, GBLD, GBTIA, GBT-SCA, GBTIP, GBT-FPGA

- **VL**
  - VTRx / VTTx, passives, backend

27-Sep-13  francois.vasey@cern.ch
Rad Hard Optical Link (2/3)

- **GBTX**: OK short iteration 2014
- **GBLD, GBTIA**: OK prod 2014
- **GBT-SCA**: Submit Nov 2013
- **GBTIP, GBT-FPGA**: Available
- **VTRx/VTTx**: OK prod 2014
Rad Hard Optical Link (3/3)

- VTRx / VTTx production = ~20’000 pcs

<table>
<thead>
<tr>
<th>Radn Grade &amp; User</th>
<th>TOSA</th>
<th>ROSA</th>
<th>Latch</th>
<th>VTRx</th>
<th>VTTx</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>SM</td>
<td>MM</td>
<td>SM</td>
<td>MM</td>
<td>MM</td>
</tr>
<tr>
<td>Cal LHCb</td>
<td>200</td>
<td>16900</td>
<td>200</td>
<td>2900</td>
<td>9900</td>
</tr>
<tr>
<td>Cal HCAL</td>
<td>3000</td>
<td>4400</td>
<td>400</td>
<td>2400</td>
<td>7000</td>
</tr>
<tr>
<td>Tk PIXph1</td>
<td></td>
<td></td>
<td>200</td>
<td>2400</td>
<td>7000</td>
</tr>
<tr>
<td>Cal ATLAS SmWh</td>
<td>1850</td>
<td>650</td>
<td>1250</td>
<td>650</td>
<td>600</td>
</tr>
<tr>
<td>Cal ATLAS LArg</td>
<td>150</td>
<td>150</td>
<td>150</td>
<td>150</td>
<td>150</td>
</tr>
<tr>
<td>Totals</td>
<td>3200</td>
<td>23300</td>
<td>200</td>
<td>4100</td>
<td>13700</td>
</tr>
<tr>
<td></td>
<td>Complete</td>
<td>MS ongoing</td>
<td>Pre-Prod Eval.</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- Pledges so far
  - ALICE is now also showing interest, likely to represent a large (30-50%) extra number of links
ATLAS Calorimeters

- **LAr**
  - 5.12Gbps
  - Direct interface to ADC
  - Mechanical constraints on FE board
  - Limited number of I2C lines

- **TileCal**
There are two developments:

- **The dual channel serializer:**
  - LOCs2: 2x8 Gb/s 16:1 serializer, prototype, tested to design goals.
  - LOCx2: 2x5.12 Gb/s 8:1 serializer for ATLAS LAr phase-1, low latency, low power, with framing, CRC, and scrambling. In design. Will be QFN-88 packaged. Transmits any 12-bit serial output ADC data.

- **The VCSEL drivers:**
  - LOCld1: 8 Gb/s VCSEL driver with I2C, QFN-24, tested to design goals. This is a generic VCSEL driver with SLVS inputs. With VCSEL at 8 Gbps < 200 mW.
  - LOCld4: 4-ch open-drain array VCSEL driver. Tested but with problems.
  - LOCld8: 8-ch array VCSEL driver, try to fix problems identified with LOCld4. submission Dec. 2013.

For details on recent LOC results please see this talk at TWEPP: [https://indico.cern.ch/contributionDisplay.py?sessionId=17&contribId=164&confId=228972](https://indico.cern.ch/contributionDisplay.py?sessionId=17&contribId=164&confId=228972)
Validated Molex/Luxtera QSFP 4x10G TRx

- Si-Photonics
US Opto CDRD

FNAL: Coordinate irradiation testing at FNAL MTA beamline location, provide testing services for array modules, try to engage a corporate vendor (i.e. Reflex Photonics) to work with on array based transmitters.

SMU: Qualify commercial laser driver array ASICs. Design array based module (based on POD design concept) and fabricate prototypes for testing.

OSU: Design, fabricate, and test a multichannel VCSEL array driver capable of 10 Gbps/channel.

Minnesota: Develop and characterize materials (i.e. BaSTO, Barium Strontium Titanate) for fabrication of a rad hard Mach Zehnder Modulator. Fabrication of prototypes of the modulator.

ANL: Qualification of commercial light modulators; develop polarization control methods to control laser input polarization for modulators.
Si-Photonics at CERN

Conclusions & Future Work

- Starting to investigate the potential of using silicon-based optoelectronic devices in HEP like environments, starting with the impact of radiation on the DC characteristics of some si-based optoelectronic components:

- ICE-DIP [http://openlab.web.cern.ch/ice-dip](http://openlab.web.cern.ch/ice-dip), an Intel-CERN Doctoral Student Industrial Program (within the FP7 framework):
  - project dedicated to the use of silicon photonics technology in data transfer systems.

- Early Stage Researcher starting next week, spending time between CERN, Dublin City University, and Intel

- ESR will work with Intel on designing the building blocks of a si-photonics link, where the effect of the harsh radiation environment at the HL-LHC will be investigated and used to modify the design

- Difficulties in pig-tailing the devices has meant that only DC tests have been possible so far. Should receive some pig-tailed samples of SOI-based modulators to irradiate at a total fluence test at the end of this year.

- Simulation tools are available which allow us to predict the effect of radiation on these types of devices, make use of the wide knowledge base available for radiation damage in silicon
Rad Hard Optical Link common project is converging
- Prod in 2014

One size does not fit all

Additional longer term developments
- Arrays, 10G, new materials

4 groups working on Laser drivers in 3 technologies