



# Monolithic Active Pixel Sensor Development for the Upgrade of the ALICE Inner Tracker System

**CERN/INFN/WUHAN ALICE ITS team**

C. Cavicchioli, P. L. Chalmet, P. Giubilato, H. Hillemanns, A. Junique,  
T. Kugathasan, A. Lattuca, M. Mager, C. A. Marin Tobon, P. Martinengo,  
S. Mattiazzo, G. Mazza, H. Mugnier, L. Musa, D. Pantano, J. Rousset, F. Reidt,  
P. Riedler, W. Snoeys, J. W. van Hoorne, P. Yang


# ALICE Inner Tracking System at present



2 layers of hybrid pixels (SPD)  
2 layers of silicon drift detector (SDD)  
2 layers of silicon strips (SSD)

## Objectives

- record collisions:
  - Pb-Pb at 50 kHz
  - pp at 1MHz
- improve impact parameter resolution by a factor 3
- improve standalone tracking efficiency and pT resolution
- fast insertion/removal for yearly maintenance
- installation 2017-2018



## New layout

- 7 layers (3 inner, 4 middle+outer)
- reduce:
  - $X/X_0$  per layer from 1.14 to 0.3 %
  - pixel size from  $400 \times 50$  to  $O(30 \times 30) \mu\text{m}^2$
  - first layer radius from 39 to 22 mm
- beam pipe outer radius: 19.8 mm

**“Upgrade of the Inner Tracking System Conceptual Design Report”**

<http://cds.cern.ch/record/1475244>

# SPECIFICATIONS

	Inner Barrel	Outer Barrel
Silicon thickness	50 $\mu\text{m}$	
Material thickness	0.3% $X_0$	0.8% $X_0$
Chip Size	15 mm x 30 mm	
Pixel Size	O(30 x 30) $\mu\text{m}^2$	O(30x30) $\div$ O(50x50) $\mu\text{m}^2$
Integration Time	< 30 $\mu\text{s}$	
Power density	< 300 mW / $\text{cm}^2$	
Hit density (Pb-Pb)	$\sim 115 / \text{cm}^2$	$\sim 1.5 / \text{cm}^2$
Radiation Load (TID)	< 700 krad	< 10 krad
1 MeV $n_{\text{eq}}$ fluency	$1.1 \times 10^{13} \text{ cm}^{-2}$	$3 \times 10^{10} \text{ cm}^{-2}$
Data throughputs	$\sim 1 \text{ Gbit sec}^{-1} \text{ chip}^{-1}$	16 Mbit $\text{sec}^{-1} \text{ chip}^{-1}$

**UPPER LIMIT**

**lower much better !**


- Nr of bits to code a hit : 35
- Fake hit :  $10^{-5} / \text{event}$

- Lowering integration time would significantly reduce background
- Lowering power would significantly reduce material budget

# Starting point : ULTIMATE CHIP in STAR

- Developed by IPHC Strasbourg
- 0.35  $\mu\text{m}$  OPTO process
- Rolling shutter and correlated double sampling
- 20.7x20.7  $\mu\text{m}^2$  pixel size
- Power consumption 130 mW/cm<sup>2</sup>


Deeper submicron technology +  
development to meet ALICE specifications



	STAR PXL	ALICE ITS (inner layers)
Readout time	190 $\mu\text{s}$	< 30 $\mu\text{s}$
TID radiation hardness	150 krad (35 °C)	700 krad (28 °C)
NIEL radiation hardness	few $10^{12}$ 1 MeV $n_{\text{eq}}$ /cm <sup>2</sup> (35 °C)	$1.1 \times 10^{13}$ 1 MeV $n_{\text{eq}}$ /cm <sup>2</sup>



# WAFER SCALE INTEGRATION by STITCHING




*Courtesy: N. Guerrini, Rutherford Appleton Laboratory*

*V<sup>th</sup> School on detectors and electronics for high energy physics, astrophysics, and space and medical physics applications, Legnaro, April 2013*



**MAPs development for the ALICE ITS upgrade – TWEPP 2013**

# Radiation tolerance example: low voltage NMOS transistor



- Curves do not change significantly with irradiation
- Extensive testing campaign on transistors now complete and radiation tolerance in excess of ALICE needs

# Developments and plan

## 3 Developments:

- MISTRAL & ASTRAL by IPHC Strasbourg  
Rolling shutter with discriminator at the end of the column or in the pixel  
See presentation earlier this afternoon
- CHERWELL by RAL  
Rolling shutter with strixel architecture: “end of column” circuitry integrated in pixels
- ALPIDE by CERN, INFN, CCNU(China)  
Low power front-end (20.5nA/pixel) with data-driven readout, integration time of a few  $\mu\text{s}$  determined by shaping time of the front end


**2013** : optimize pixel structure and study different options for the readout architecture to obtain medium/large scale demonstrator

**2014** : decide & finalize full scale to be ready for volume production

# Last engineering run (April 2013) back from foundry

- CERN/INFN/WUHAN: several matrices and test structures, LVDS driver
- RAL: three matrices
- IPHC: many matrices, also significant work on zero suppression circuitry.
- 23.5x31 mm<sup>2</sup> total
- Several s...


Type	epi thickness [μm]	resistivity [Ω cm]
1	12	30
2	18	> 1k
3	30	> 1k
4	40	> 1k
5	20	6.2 k
6	40	7.5 k
7	CZ	> 700



# EXPLORER : PIXEL SENSOR OPTIMIZATION and MEASUREMENTS


# Starting point MIMOSA32 chips: Variation of $V_{\text{diode}}$

Maximum Signal



- $V_{\text{diode}}$  up to 1.3 V:  
Shift of the spectrum towards higher ADC values
- $V_{\text{diode}}$  larger than 1.4 V:  
No big differences observed



Cluster Signal



**Example:**  
- Chip: 9B  
- Structure:  
P00

# Prototype July 2012 submission: Explorer-0

- Analog readout for pixel characterization
- Readout time decoupled from integration time
- Possibility to reverse bias the substrate
- Sequential readout with correlated double sampling
- Contains two  $1.8 \times 1.8 \text{ mm}^2$  matrices of  $20 \times 20$  and  $30 \times 30$  micron pixels with different geometries




# More detail on the collection electrodes

Sector	Type	Diameter [μm]	Spacing [μm]	
1		2	0	smallest diode, lower collection eff.
2		3	0	intermediate performance, S/N lower
3		4	0	larger diode, no spacing, more noise
4		3	0	performance similar to sector 2
5		3	0.6	small spacing, lower efficiency
6		3	1.04	better S/N increasing spacing
7		2	1.54	better collection eff., better S/N, TW
8		3	0	triple well
9		3	1.04	triple well


# Charge collection efficiency in Explorer-0

- response to  $^{55}\text{Fe}$  X-rays for :
  - seed (highest signal in 5x5 matrix)
  - cluster (5x5 pixels around seed)
- $^{55}\text{Fe}$  calibration peak  $\rightarrow$  charge calibration (1640 electrons in single pixel)



Seed



Cluster




# Test beam explorer-0




- 4 layers of explorer-0, modified setup of LePix
- 6 GeV/c pions
- Reverse substrate bias gives extra margin
- Penalized by too large input capacitance, corrected for Explorer-1.

# Explorer-1 vs Explorer-0




- Comparison of  $^{55}\text{Fe}$  cluster signal for Explorer-0 and Explorer-1
- Explorer-1 shows  $\sim 2x$  signal increase, and similar noise level
- Confirms correction on input capacitance, circuit contribution reduced from  $\sim 4.6$  fF to  $\sim 2$  fF

# Efficiency & fake hit rate (Explorer-0)



- High efficiency at low fake hit rates
- Reverse substrate bias gives extra margin

# Efficiency & fake hit rate (Explorer-1)




Explorer-1 results after tests with electrons at DESY, averaged on all diode geometries

- after irradiation drop of 10 - 20% in CCE, recovered with back bias
- better performance of larger diodes with larger spacing to electronics
- wider distance → wider depletion volume → lower input capacitance
- better performance of 20 x 20 μm<sup>2</sup> at low back bias voltage
- detection efficiency above 99% up to 10σ cut, also after irradiation

# (p)ALPIDE

# FRONT END AND READOUT


# IN-PIXEL HIT DISCRIMINATION




- Low power (20.5 nA) in-pixel hit discrimination allows other readout architectures
- Large gain amplifier/comparator discharges  $\sim 80\text{fF}$  storage capacitor when the sensor receives a particle hit
- Storage capacitor instead of full flip-flop to save space

# Priority Encoder readout

- hierarchical readout
- 4 inputs basic block repeated to create a larger encoder
- 1 pixel read per clock cycle
- forward path (address encoder) in gray
- feed-back path (pixel reset) in red
- asynchronous (combinatorial) logic
- clock only to periphery, synchronous select only to hit pixels



# ALPIDE: ALice Pixel DEtector




- low power in-pixel discriminator
- current comparator (bias of ~20 nA)
- storage element for hit information


- in-matrix address encoder
- tree structure to decrease capacitive load of lines
- outputs pixel address and resets pixel storage element

- loss-less data compression de-randomizing circuit
- compresses cluster information in the column
- multi-event memory

# Prototype ALPIDE or pALPIDE (512x64 pixels)





# pALPIDE first results




Analog output of one pixel under  $^{55}\text{Fe}$

- Minimum detectable charge  $< 130 e^-$
- At nominal bias (20.5 nA/pixel) and threshold setting:
  - Threshold spread  $17 e^-$
  - Noise  $\sim 7 e^-$



# Beam test at DESY ... now



# CONCLUSIONS

- Pixel sensor
  - 100mV distributed over a few pixels
  - Could we get to digital signal by further optimization?
- Analog front end design:  $40\text{nW} \times 250\,000 \text{ pixels} = 10 \text{ mW/cm}^2$   
Promising results, but more work and checking needed.
- Digital: looking at solution around  $10\text{mW/cm}^2$
- Off-chip data transmission  $\sim 30\text{-}50\text{mW/chip}$  or  $<10\text{mW/cm}^2$

Trying to approach strip level power consumption per unit area and stay below  $50\text{mW/cm}^2$

- Radiation tolerance sufficient for Alice
- Significant work in progress in design and in test

**THANK YOU !**