A GLIB-based uTCA demonstration system for HEP experiments

Hands-on the new link for LHC upgrades

Manoel Barros Marin (on behalf of the GLIB team)
TWEPP-13 Perugia (24/09/2013)

CERN

PH-ESE-BE

A GLIB-based uTCA demonstration system for HEP experiments

Outline:

- **Introduction**
- **Demonstration system overview**
- **Summary & Outlook**
- **Acknowledgements & References**

PH-ESE-BE

Hands-on the new link for LHC upgrades

A GLIB-based uTCA demonstration system for HEP experiments

Outline:

- **Introduction**
- Demonstration system overview
- Summary & Outlook
- Acknowledgements & References

PH-ESE-BE

Hands-on the new link for LHC upgrades

Links for LHC experiments

- **Current generation:**
  - Separated links for TTC & DAQ.
  - Direct clock forwarding to Front-End.

- **New generation:**
 - Unified link for TTC & DAQ.
  - Much faster DAQ.
  - Clock recovered from data stream.

The new link

A GLIB-based uTCA demonstration system for HEP experiments

Outline:

- Introduction

- **Demonstration system overview**

- Summary & Outlook

- Acknowledgements & References

**PH-ESE-BE**

Hands-on the new link for LHC upgrades

Motivation

Motivation

Motivation


```
TTC source  →  BE System  →  GBTx  →  FE ASICs
DAQ         ←  BE System  ←  GBTx  ←  FE ASICs
```

To demonstrate the feasibility of the new link for LHC upgrades in an early state of development using realistic resources

TTC source

| TTC source	→	BE System	→	GBTx	→	FE ASICs
DAQ	←		←		←	

TTC source

| TTC source | → | BE System | → | GBTx | → | FE ASICs |
| DAQ | ← | | ← | | ← | |

BE System

Standard TTC system

TTC source

BE System

FPGA-based devkit

Back-End System & DAQ

Back-End System & DAQ

BE System

TTC FMC

GLIB AMC

SFP+

Back-End System & DAQ

uTCA shelf

BE System

TTC FMC

GLIB AMC

SFP+

Back-End System & DAQ

TTC source → BE System → GBTx → FE ASICs

DAQ ← BE System ← GBTx ← FE ASICs

uTCA shelf

BE System

TTC FMC

GLIB AMC

DAQ
AMC Processor

SFP+

Back-End System & DAQ

- TTC (downstream):

Back-End System & DAQ

- **TTC (downstream):**

Back-End System & DAQ

- DAQ (upstream):

Back-End System & DAQ

- DAQ (upstream):

GBTx

| TTC source | → | BE System | → | **GBTx** | → | FE ASICs |
| DAQ | ← | | ← | | ← | |

PH-ESE-BE

GBTx

- Emulation:

TTC source → BE System → GBTx → FE ASICs

DAQ ← BE System ← GBTx ← FE ASICs

GBTx

- **Emulation:**

TTC source → BE System → GBTx → FE ASICs

DAQ ← BE System ← GBTx ← FE ASICs

E-link FMC

GLIB AMC

VTRx

VL FMC

GBTx

- Emulation:

GBTx

- Emulation:

GBTx

| TTC source | → | BE System | → | GBTx | → | FE ASICs |

SURPRISE !!

GBTx

- **Use of GBTx ASIC:**

TTC source → BE System → GBTx → FE ASICs
DAQ ← BE System ← GBTx ← FE ASICs

Stand Alone Test (SAT) board

GBTx

- **Use of GBTx ASIC:**

| TTC source | → | BE System | → | GBTx | → | FE ASICs |
| DAQ | ← | | ← | | ← | |

Stand Alone Test (SAT) board

GBTx

GBTx

- **Use of GBTx ASIC:**

TTC source → BE System → GBTx → FE ASICs
DAQ ← BE System ← GBTx ← FE ASICs

Stand Alone Test (SAT) board

GBTx

First full system using a GBTx ASIC

Front-End ASIC

Front-End ASIC

- Emulation:

| TTC source | → | BE System | → | GBTx | → | FE ASICs |
| DAQ | ← | | ← | | ← | |

FPGA-based devkit

Front-End ASIC

- Emulation:

```
TTC source ──▶ BE System ──▶ GBTx ──▶ FE ASICs
DAQ       ◀── BE System ◀── GBTx ◀── FE ASICs
```

ASIC SPECS	
Line rate	640Mbps
Event size	512Byte
E-links	4@160Mbps

Front-End ASIC

- Emulation:

ASIC SPECS	
Line rate	640Mbps
Event size	512Byte
E-links	4@160Mbps

Front-End ASIC

- Emulation:

ASIC SPECS	
Line rate	640Mbps
Event size	512Byte
E-links	4@160Mbps

READOUT DATA FRAME											
Word number	0	1	2	3	4	...	251	252	253	254	255
Word (16bit)	SOF (AAAAh)	Orbit Counter	Bunch Counter	Event Counter	Payload 0	...	Payload 247	STATUS	CRC	EOF 1 (BBBBh)	EOF 2 (CCCCh)

Implementation

Implementation

TTC source	→ BE System	→ GBTx	→ FE ASICs
DAQ	←	←	←

Implementation

Implementation

TTC source → BE System → GBTx → FE ASICs

DAQ ← BE System ← GBTx ← FE ASICs

Implementation

TTC source → BE System → GBTx → FE ASICs

DAQ ← BE System ← GBTx ← FE ASICs

Implementation

| TTC source | → | BE System | → | GBTx | → | FE ASICs |
| DAQ | ← | | ← | | ← | |

TTC phase & latency determinism

PH-ESE-BE

TTC phase & latency determinism

- Measurement flags & block diagram:

TTC phase & latency determinism

- Measurement flags & block diagram:

TTC source (FPGA-devkit)

FPGA → CTP → **L1 Trigger Flag 1**

TTC encoder

Fibre length: 3m
Latency*: 5 cycles

BE System (GLIB shelf)

FPGA → TTC decoder → **L1 Trigger Flag 2**

GBT TX

Fibre length: 1m
Latency*: 6 cycles

GBTx (GLIB bench)

FPGA → GBT RX → **L1 Trigger Flag 3**

E-link TX

Cable length: 4m
Latency*: 8 cycles

FPGA → E-link RX → **L1 Trigger Flag 4**

FE ASIC

FE ASIC emul. (FPGA-devit)

Total Latency* 19 cycles

Measure	P1:delay(C2)	P2:delay(C3)	P3:delay(C4)	P4:ddelay(C2,C3)	P5:ddelay(C3,C4)
value	129.868 ns	270.670 ns	473.536 ns	140.802 ns	202.865 ns
mean	129.93847 ns	270.78668 ns	473.65504 ns	140.84820 ns	202.86836 ns
min	129.688 ns	270.470 ns	473.171 ns	140.285 ns	202.462 ns
max	130.468 ns	271.068 ns	474.206 ns	141.109 ns	203.322 ns
sdev	65.63 ps	90.48 ps	143.44 ps	73.62 ps	132.52 ps
num	1.188e+3	1.188e+3	1.188e+3	1.188e+3	1.188e+3
status	✓	✓	✓	✓	✓
histo					

**Deterministic phase & latency
(intensive test procedures under development)**

* Cycles of 25ns (40MHz)

43

Software

Software

- **Control:** IPbus-based software over Ethernet


```
Administrator: Command Prompt

  Opening GLIB with IP 192.168.0.168
--=========================================--

-> Setting Pattern to "static"...
->
-> Reading Pattern setting =  2

-> Resetting the GBT Link...
->
-> GBT Link reset             = 1
-> GBT Link reset             = 0

-> Waiting 35s (GBT Link reset completion + extra delay)...

-> Reading the status of the GBT Link...
->
-> Optimization               = 1
-> GBT Link reset done         = 1
-> MGT ready                   = 1
-> RX Word clock aligned       = 1
-> Bitslip number             = 0
-> RX Frame clock aligned      = 1
-> GBT RX ready                = 1

-> Status of the error test...
->
-> Error in data flag          = 0
-> GBT RX ready lost flag      = 0

-> done

--=========================================--

M:\project_glib\hdl_projects\tweep2013_demo\demo_projects\gli
```

PH-ESE-BE

Software

- **DAQ:** Custom software over PCIe

Software

```
mbarrosm@pheseamc01:~

    =========================================
    15 TWEPP demo
    =========================================
    0 Quit
Your choice: [15] :

Final Version for TWEPP 2013

BAR2 is: 0x00000000f0400000
Data at offset 0 is 0x  cafe0000cafe00 (expected: 0x00cafe0000cafe00)
Data at offset 0 is 0x11ac1d1111ac1d11 (expected: 0x11ac1d1111ac1d11)
Data at offset 0 is 0x22babe2222babe22 (expected: 0x22babe2222babe22)
Data at offset 0 is 0x33beef3333beef33 (expected: 0x33beef3333beef33)
Continue? (1=yes, 0=no) :[0] :1

DMA buffer is at PCI address 0x        188000000

Enabling Readout...

Waiting for GLIB. data in register 8 = 0x              0
Waiting for GLIB. data in register 8 = 0x              0
Waiting for GLIB. data in register 8 = 0x              1

Start DMA transaction...

Waiting for DMA done. data in register 8 = 0x              0
Waiting for DMA done. data in register 8 = 0x              2

Decoding word 0 of frame 0
Start of frame: 0xaaaa
Orbit counter:  0xab55
Bunch counter:  0xb7ac
Event counter:  0xc70d
Decoding word 1 of frame 0
payload 1:      0xf118
payload 2:      0xf119
payload 3:      0xf11a
payload 4:      0xf11b
Decoding word 63 of frame 0
Status:         0xbabe
CRC:            0x93f5
EOF:            0xbbbb
```

Software

- **DAQ:** Custom software over PCIe

Software

```
mbarrosm@pheseamc01:~

    ========================================================
    15 TWEPP demo
    ========================================================
    0 Quit
Your choice: [15] :

Final Version for TWEPP 2013

BAR2 is: 0x00000000f0400000
Data at offset 0 is 0x  cafe0000cafe00 (expected: 0x00cafe0000cafe00)
Data at offset 0 is 0x11ac1d1111ac1d11 (expected: 0x11ac1d1111ac1d11)
Data at offset 0 is 0x22babe2222babe22 (expected: 0x22babe2222babe22)
Data at offset 0 is 0x33beef3333beef33 (expected: 0x33beef3333beef33)
Continue? (1=yes, 0=no) :[0] :1

DMA buffer is at PCI address 0x        188000000

Enabling Readout...

Waiting for GLIB. data in register 8 = 0x              0
Waiting for GLIB. data in register 8 = 0x              0
Waiting for GLIB. data in register 8 = 0x              1

Start DMA transaction...

Waiting for DMA done. data in register 8 = 0x              0
Waiting for DMA done. data in register 8 = 0x              2

Decoding word 0 of frame 0
Start of frame: 0xaaaa
Orbit counter:  0xab55
Bunch counter:  0xb7ac
Event counter:  0xc70d
Decoding word 1 of frame 0
payload 1:      0xf118
payload 2:      0xf119
payload 3:      0xf11a
payload 4:      0xf11b
Decoding word 63 of frame 0
Status:         0xbabe
CRC:            0x93f5
EOF:            0xbbbb
```

Readout Data Frame

List of components

- **TTC source:**
  - TTCci + TTCex **OR** FPGA-based devkit (Xilinx KC705)

- **Back-End System & DAQ:**
  - GLIB AMC + TTC FMC + SFP+
  - uTCA crate (Vadatech VT892)
  - AMC Processor (Kontron AM5030)
  - MCH (NAT-MCH Gen3 PCIe)
  - Power Module (NAT-PM-DC780)

- **GBTx:**
  - GLIB AMC + VL FMC + VTRx + E-link FMC **OR** SAT board (GBTx ASIC on-board)

- **Front-End ASICs:**
  - FPGA-based devkit (Xilinx ML605) + E-link FMC

- **Software**
  - Control: IPbus over Ethernet
  - DAQ: Custom software over PCIe

# A GLIB-based uTCA demonstration system for HEP experiments

Outline:
- Introduction
- Demonstration system overview
- **Summary & Outlook**
- Acknowledgements & References

PH-ESE-BE

Hands-on the new link for LHC upgrades

Summary & Outlook

TTC source → BE System → GBTx → FE ASICs
DAQ ← BE System ← GBTx ← FE ASICs

- **Summary:**
  - First full system implementation using the new link for LHC upgrades.
  - First use of the GBTx ASIC in a full system.
  - Effective use of generic GLIB as BE and FE.
  - Successful combination of resources provided by various projects.
 - Managed to overcome numerous technical challenges.

Summary & Outlook

- **Summary:**
  - First full system implementation using the new link for LHC upgrades.
  - First use of the GBTx ASIC in a full system.
  - Effective use of generic GLIB as BE and FE.
  - Successful combination of resources provided by various projects.
  - Managed to overcome numerous technical challenges.

- **Outlook:**
  - Conclude determinism studies.
  - Gradually upgrade the setup with real components.
  - Starting point for testing and/or commissioning systems
  - Realistic chain for lab and beam tests.

A GLIB-based uTCA demonstration system for HEP experiments

Outline:
- Introduction
- Demonstration system overview
- Summary & Outlook
- **Acknowledgements & References**

PH-ESE-BE

Hands-on the new link for LHC upgrades

Acknowledgements

- **GBT team**

- **IPbus team**

- **TTC team**

- **Versatile Link team**

- **xTCA Evaluation team**

- **Special thanks:**

  - For your help with the GBTx ASIC:
    - Sebastian Stefan Feger
    - Pedro Miguel Vicente Leitao
    - Ken Wyllie

  - For your support:
    - Paschalis Vichoudis
    - Sophie Baron

References

GLIB project:
- Main site: https://espace.cern.ch/project-GBLIB/public/default.aspx
- SVN repository: https://svn.cern.ch/reps/ph-ese/be/amc_glib
- Contact: glib-team@cern.ch

GBT project:
- Main site: http://cern.ch/proj-gbt
- Contact: Paulo.Moreira@cern.ch

GBT-FPGA project:
- Main site: http://cern.ch/proj-gbt/gbt-fpga
- SVN repository: https://svn.cern.ch/reps/ph-ese/be/gbt_fpga
- Contact: Sophie.Baron@cern.ch **OR** manoel.barros.marin@cern.ch

IPbus project:
- Main site: https://cactus.hepforge.org/index.php
- SVN repository: http://svn.cern.ch/reps/cactus/trunk/components/ipbus
- Contact: cactus@projects.hepforge.org

TTC project:
- Main site: https://espace.cern.ch/TTC2/TTCPage1/default.aspx
- SVN repository: https://svn.cern.ch/reps/ph-ese/be/ttc
- Contact: Sophie.Baron@cern.ch

Versatile Link project:
- Main site: https://espace.cern.ch/project-versatile-link/public/default.aspx
- Contact: Jan.K.Troska@cern.ch

xTCA Evaluation project:
- Main site: https://twiki.cern.ch/twiki/bin/view/XTCA/WebHome
- Contact: Markus.Joos@cern.ch

Thank you

manoel.barros.marin@cern.ch

TTC source → BE System → GBTx → FE ASICs

DAQ ← BE System

PH-ESE-BE

# Demonstration system overview

TTC source
(FPGA-based devkit)

Demonstration system overview

TTC source
## (FPGA-based devkit)

TTC (downstream)

Level 1 Trigger mask

Bunch Counter Reset broadcast command

Demonstration system overview

Back-End System & DAQ
(GLIB in uTCA shelf)

TTC source → BE System → GBTx → FE ASICs
DAQ ← BE System ← GBTx ← FE ASICs

TTC (downstream)

Trigger

Broadcast command

Demonstration system overview

Back-End System & DAQ (GLIB in uTCA shelf)

GBT Link TTC (downstream)

Trigger forwarding


Broadcast command forwarding

Demonstration system overview

## Back-End System & DAQ (GLIB in uTCA shelf)

**GBT Link & Readout logic DAQ (upstream)**

Incoming Readout Data Frame


Incoming Readout Data Frame detail


Incoming Readout Data Frame & Readout logic

Demonstration system overview

Back-End System & DAQ (GLIB in uTCA shelf)

GBT Link & Readout logic DAQ (upstream)

DMA (PCIe) transaction

Demonstration system overview

GBTx
(GLIB on bench)

GBT Link TTC (downstream)

Trigger reception

Bus/Signal	X	O	235	236	237	238
/usr/gbtLink/GBT_RX_O[1]_data	00000000000000000001	00000000000000000000	0000000000		00000000000000000001	

Broadcast command reception

Bus/Signal	X	O			
/usr/gbtLink/GBT_RX_O[1]_data	0000000000000000010A	00000000000000000000		0000000000000000010A	

GBT Link DAQ (upstream)

Readout Data Frame forwarding

Bus/Signal	X	O	396	397
/usr/mux_dataToGbt	0000000000000000AAAA	000000000000000A765	0000000000000000AAAA	000000000000000A765

PH-ESE-BE

Demonstration system overview

GBTx
(GLIB on bench)

E-links TTC (downstream)

Trigger forwarding

Bus/Signal	X	O	950	951	952	953	954	955	956	957
/usr/tx/dFieldA	0001	0000			0001					

Broadcast command forwarding

Bus/Signal	X	O	343			344
/usr/tx/dFieldA	010A	0000				010A

E-links DAQ (upstream)

Readout Data Frame reception

| Bus/Signal	X	O	299	300	301	302	303
/usr/autoShiftedDataFull	AAAA	AAAA		AAAA	A1D3	B6B4	C25

Demonstration system overview

Front-End ASIC emulation (FPGA-based devkit)


E-links TTC (downstream)

Trigger reception

Bus/Signal	X	O	27	228	229
/autoShiftedDataFull	0001	0000		0001	
/feAsicEmulator/L1A_I	1	0			
/feAsicEmulator/BC0_I	0	0			
/feAsicEmulator/EC0_I	0	0			

Broadcast command reception

| Bus/Signal	X	O	947	948
/autoShiftedDataFull	010A	0000		010A
/feAsicEmulator/L1A_I	0	0		
/feAsicEmulator/BC0_I	1	0		
/feAsicEmulator/EC0_I	0	0		

Demonstration system overview

Front-End ASIC emulation (FPGA-based devkit)



E-links DAQ (upstream)

Readout Data Frame transmission

Demonstration system overview

GBTx

- Use of GBTx ASIC:

PH-ESE-BE

A GLIB-based uTCA demonstration system for HEP experiments - TWEPP-13

Data mapping

TTC (downstream)

PH-ESE-BE

Data mapping

PH-ESE-BE