

Development of Dedicated Front-end Electronics for Straw Tube Tracker in PANDA Experiment

Dominik Przyborowski¹,
M. Idzik¹, T. Fiutowski¹, P. Salabura²,
P. Strzempek², J. Tokarz¹

¹ AGH University of Science and Technology

² Jagiellonian University


Topical Workshop on Electronics for Particle Physics
23 - 27 September 2013, Perugia, Italy

Outline

- 1 PANDA STT
- 2 Specification and Architecture
 - Specification
 - Architecture
- 3 Measurement results
 - Pulse shapes
 - Linearity and gain
 - Noise
 - Tail cancellation
 - Time resolution
 - Time-over-Threshold
 - Spectrums
 - Baseline
- 4 Summary

PANDA STT

PANDA STT cross section




Parameters

- Dimensions: 1.5 m length and 10 mm diameter
- Detector capacitance ~ 25 pF
- Ar/CO₂ (10%) gas mixture
- Expected count rate: ~ 800 kHz/tube
- ~ 5000 channels

Outline

- 1 PANDA STT
- 2 Specification and Architecture
 - Specification
 - Architecture
- 3 Measurement results
 - Pulse shapes
 - Linearity and gain
 - Noise
 - Tail cancellation
 - Time resolution
 - Time-over-Threshold
 - Spectrums
 - Baseline
- 4 Summary

Specification



Features

- CSP with variable gain and time constant
- CR-RC² shaper with variable peaking time
- Ion tail cancellation circuit with trimming
- Baseline stabilized by BLH circuit
- Leading edge discriminator for time and ToT measurements
- Fast LVDS output
- Buffered analog output


Outline

- 1 PANDA STT
- 2 Specification and Architecture
 - Specification
 - Architecture
- 3 Measurement results
 - Pulse shapes
 - Linearity and gain
 - Noise
 - Tail cancellation
 - Time resolution
 - Time-over-Threshold
 - Spectrums
 - Baseline
- 4 Summary

Architecture

Preamplifier and Shaper

Schematic diagram



Features

- Variable charge gain: 0.5 – 4 mV/fC
- Variable preamp time constant: 25 – 800 ns
- PZC matched to various preamp settings
- 1st shaper stage with T_P in range 10 – 40 ns


Input transistor

- Drain current = 2 mA
- $W/L = 2000\mu/0.35\mu$
- Transconductance ≈ 26 mS

Architecture

Tail Cancellation and Output stages

Schematic diagram




Tail cancellation

- 4 modes of work:
CR-RC², only τ_1 , only τ_2 , both
- Trimming time constants:
 $\tau_{1} \in 3 - 43$ ns (6 bits)
 $\tau_{2} \in 18 - 511$ ns (6 bits)

Architecture

Baseline Holder

Schematic diagram




Components

- Nonlinear buffer (slew rate limited - OTA_0 and C_0)
- High value tunable active resistor for low pass filter
(A. Tajalli, Y. Leblebici, E.J. Brauer, *Implementing Ultra-High-Value Floating Tunable CMOS Resistors*, Electronics Letters, 2008, pp. 349-350)
- Current sink controlling current in last stage feedback

Architecture

Leading Edge Discriminator

Schematic diagram



Stages


- Two low-gain preamplifying stages
- Latch stage with hysteresis
- Self-biased amplifier
- Inverters

Measurement results

First prototype basic data

- AMS $0.35\mu\text{m}$ 2P-4M CMOS Process
- Four channels
- Channel size: $200 \times 1130 \mu\text{m}^2$
- Power consumption:
 $\sim 15.5 \text{ mW/ch} + \text{LVDS} \sim 12 \text{ mW} \approx 28 \text{ mW/ch}$
- Peripherals not yet designed, biasing and thresholds setting externally

Chip size: $1.5 \times 1.2 \text{ mm}^2$




Outline

- 1 PANDA STT
- 2 Specification and Architecture
 - Specification
 - Architecture
- 3 Measurement results
 - Pulse shapes
 - Linearity and gain
 - Noise
 - Tail cancellation
 - Time resolution
 - Time-over-Threshold
 - Spectrums
 - Baseline
- 4 Summary


Measurement results

Pulse shapes

Response for 10ns T_P settings



Response for 40ns T_P settings



Response slower due to layout parasitics
and output buffer performance


Outline

- 1 PANDA STT
- 2 Specification and Architecture
 - Specification
 - Architecture
- 3 Measurement results
 - Pulse shapes
 - **Linearity and gain**
 - Noise
 - Tail cancellation
 - Time resolution
 - Time-over-Threshold
 - Spectrums
 - Baseline
- 4 Summary

Measurement results


Linearity and Gain

Channel modes



S-curves measurements

Channel uniformity



Analog buffer output


Outline

- 1 PANDA STT
- 2 Specification and Architecture
 - Specification
 - Architecture
- 3 Measurement results
 - Pulse shapes
 - Linearity and gain
 - **Noise**
 - Tail cancellation
 - Time resolution
 - Time-over-Threshold
 - Spectrums
 - Baseline
- 4 Summary


Measurement results

Noise

ENC vs input capacitance



ENC vs peaking time



ENC $\approx 1000 e^-$ for default FE settings
 ($K_{pre} = 2 \text{ mV/fC}$, $T_P = 10 \text{ ns}$ and $C_{in} = 25 \text{ pF}$)


Outline

- 1 PANDA STT
- 2 Specification and Architecture
 - Specification
 - Architecture
- 3 Measurement results
 - Pulse shapes
 - Linearity and gain
 - Noise
 - Tail cancellation
 - Time resolution
 - Time-over-Threshold
 - Spectrums
 - Baseline
- 4 Summary

Measurement results

Tail cancellation

Responses for Fe^{55} X-rays




Outline

- 1 PANDA STT
- 2 Specification and Architecture
 - Specification
 - Architecture
- 3 Measurement results
 - Pulse shapes
 - Linearity and gain
 - Noise
 - Tail cancellation
 - **Time resolution**
 - Time-over-Threshold
 - Spectrums
 - Baseline
- 4 Summary


Measurement results

Time resolution

Time walk



Jitter




1–2 ns time precision could be obtained by compensating time walk basing on amplitude information

Outline


- 1 PANDA STT
- 2 Specification and Architecture
 - Specification
 - Architecture
- 3 Measurement results
 - Pulse shapes
 - Linearity and gain
 - Noise
 - Tail cancellation
 - Time resolution
 - **Time-over-Threshold**
 - Spectrums
 - Baseline
- 4 Summary

Measurement results

Time-over-Threshold



Width [ns]



Results achieved for delta pulse and different FEE settings


Outline

- 1 PANDA STT
- 2 Specification and Architecture
 - Specification
 - Architecture
- 3 Measurement results
 - Pulse shapes
 - Linearity and gain
 - Noise
 - Tail cancellation
 - Time resolution
 - Time-over-Threshold
 - Spectrums
 - Baseline
- 4 Summary


Measurement results

Fe⁵⁵ X-rays spectrums

Amplitude spectrum







ToT spectrum



Measurement results

Fe^{55} X-rays spectrums

Fe^{55} ToT spectrums for four channels




Outline

- 1 PANDA STT
- 2 Specification and Architecture
 - Specification
 - Architecture
- 3 Measurement results
 - Pulse shapes
 - Linearity and gain
 - Noise
 - Tail cancellation
 - Time resolution
 - Time-over-Threshold
 - Spectrums
 - **Baseline**
- 4 Summary

Measurement results

Baseline

Baseline level vs temperature



Measure after output buffer – V_{GS} and β variations

Summary and plans

Summary

- 1st prototype of STT front-end fully functional
- Variable gain 3 – 24 mV/fC and peaking time $\sim 20 - 40$ ns work well
- ENC ≈ 1000 e⁻ for default conditions ($K_{pre} = 2$ mV/fC, $T_P = 10$ ns and $C_{in} = 25$ pF)
- Tail cancellation works and could be trimmed to various types of input signals
- Readout module with 8 ASICs (32 channels) successfully used in test-beam

Future plans

- Adding DACs for threshold and baseline settings
- New 8 channel prototype in progress – submission planned at the end of this year

Improvements

- Preamplifier and shapers redesign to obtain higher speed (meet 10 ns of T_P specification)
- BLH modification to minimize baseline dispersion
- Improvements of output buffer