

Muon detector readout and (hardware) trigger-electronics upgrades for the HL-LHC

Masaya ISHINO (ATLAS , Kyoto Univ.) with the help of ...

Herve Borel (ALICE)

Kerstin Hoepfner (CMS)

Alessandro Cardini (LHCb)

“better” μ -trigger in HL-LHC

maximize **interesting events / time**

different physics **target** \rightarrow **approach** could be different

ATLAS , CMS : high- p_T μ from heavy particles

increase purity of trigger events with sharper turn-on



what is done in Software \rightarrow Hardware Trigger

LHCb , ALICE : μ from B-meson, J/ψ decays , ...

simpler Hardware-Trigger, increase events processed



on Software-trigger




\rightarrow put more efforts on readout electronics




LHCb DAQ/Trigger scheme




μ hardware trigger



(** no M1 after LS2)







- * 110 boards for the entire LHCb system
- * **common hardware for all** the sub-system

(housed in ATCA carrier)

LHCb - AMC (daughter b. of TELL40)




(1) **high density serial link** is available

[IN] : FE → TELL40

[OUT] : TELL40 → DAQ network

(2) The FPGA is powerful enough to implement **data processing** algorithm
e.g. Zero-suppression, data formatting, ...





Hardware Trigger : **Minimum-bias**

- data transfer to Software-Trig. @ **100kHz**
- continuous sampling **10MHz** & pipeline R/O

New ASIC chip
common for μ -trackers & TPC





Points

- the range of gain and shaping time is extended
- single sampling and data readout runs independently


notes

- The technology : TSMC 130nm for the ASIC.
- In total 17,000FE cards (1 FE Chip = 32ch. , 1FE Card = 2FE chips)
- Power consumption : 15 to 20mW/ch. (x 1/4 w.r.t. the current chip)


current μ -trigger
3/4 RPC-coincidence



μ -elec. \leftrightarrow common ALICE architecture








"tracking trigger" impacts
LVL1 latency (and rate)

Latency : $3 \mu\text{s} \rightarrow 10 \mu\text{s}$
Rate : $100 \text{ kHz} \rightarrow 1 \text{ MHz}$

①

replacement of the
**Drift Tubes Mini-
crates**





②

CSC-GEM μ -trigger

bending-angle
 \rightarrow improved p_T resolution

(3)

DCFEB (Digital Cathode Front
End Boards) in the **CSC**
chambers to be replaced
(if latency $> 10 \mu\text{sec}$)



VFAT3

GdSP

G4SP

Preamp Shaper ADC

64 or 128 channels


CBM Unit (Calibration, Bias & Monitoring)

DSP SRAM Data Controller & Control Logic

Configuration Registers

E-Port

GdSP may be ideal for a number of **Phase-2 upgrades**




Combined Trigger : GEM-CSC

- GEM and CSC data processed in a common unit
 - send **GEM data** to **OTMB** (**CSC** Trigger Board) through opt.-hybrid board
 - no changes in CSC scheme needed

cost effective

- **Requirements**

- GEM-CSC trigger algorithm in **OTMB** firmware
- firmware for Opt.-hybrid board (for GEM) to be developed
→ proper data-format for **OTMB**



Upgrade of DT on-chamber electronics





R&D
started



Phase2 Mini-crates : DT

- more radiation tolerant / 1MHz readout / improve reliability / ...
- **time digitization** & Digital info. sent through **high-speed** optical link
- Complexity is brought to the counting room

4 TYPES OF BOARDS → ONE NEW UNIQUE



High speed
optical links

Trigger and
Readout
electronics


- New electronics in counting room
- **uTCA** technology
- Trigger primitive algorithms in FPGAs

Radiation tolerant FPGAs

(MicroSemi ProAsic for prototyping)

time-digitization of all incoming hits (~ 1 ns)

Zoom of first
4 TDC channels





* Readout at **1 MHz and 20 μ sec** latency

* DT-Trigger primitive generation:

- **maximum chamber resolution**
→ **better p_T resolution**



ATLAS EXPERIMENT



L0-L1 (500kHz \rightarrow 200kHz) trigger scheme


20 μsec . L1-latency


Precision Tracker (**MDT**) to Hardware Trigger
 \rightarrow sharp turn-on with **better p_T resolution**

replace **TGC / RPC elec.** (latency)

$\sigma(\text{angle}) = 1 \text{ mrad}$ for Trigger

New Small-Wheel (NSW)



common ASIC for sTGC & Micro-Megas : VMM2


GG_LL_VMMblock_V01



64ch. per chip , 512mW/ch. , ~40k chips

track-vector processor for trigger

the same ATCA cards for both sTGC & MM

different firmware

sTGC quadruplet



③ centroid 4-Layers x 2
→ Track-Vector


$\sigma(\text{angle}) : 1\text{mrad}$

④ coincidence with
current μ -Trigger.





Drift-Tube as Hardware-Trigger

BCID circuit



Leading edges of the hit signals are detected in every 25ns, $\sim 0.5\text{mm}$ position resolution

Spatial-aligned hit signal



31 stage shift-register

Summary

Concepts

- common electronics **across multi sub-systems**
- as simple as possible in the pit, **complexities brought to outside**

Technologies

- high-speed optical links (e.g. **GBT**)
- radiation hard Front-End ASICs
- FPGA with high-density serial links & performance
- ATCA (or μ TCA) cards

high-rate readout

high-performance μ -trigger



physics !!

backup

[Detector systems]

(a) conceptual part


- High level **motivation** for upgrades: longevity
- Important performance **requirements** to achieve the HL-LHC physics program

(b) practical & technical part

- **How to achieve** to the expected performance
- Targeted R&D needs
- technology prospect (including cost considerations)
- ongoing activities & further actions

LHCb - nODE (new Off Detector Elec.)

I may skip this slide ... check with Alessandro



6 optical links required / nODE