# Verification Environment for a Simple Pixel Chip Model

E. Conti<sup>\*</sup>, P. Placidi<sup>\*</sup>, S. Marconi<sup>\*, +</sup>, J. Christiansen<sup>+</sup>

\* DIEI – University and INFN Perugia (Italy) + CERN

elia.conti@diei.unipg.it

### Goals

- Activity performed in RD53 (workpackage WG3: "Simulation Testbench")
- Requirements
  - Definition and evaluation of requirements for next generation pixel chips
  - System performance evaluation for different pixel architectures
  - Pixel architecture optimization based on pixel grouping (validation of statistical study)



Devoted simulation and verification framework

## **Verification Environment – Current Version**


SystemVerilog class-based verification environment

- Automated hit generation (random and from file)
- Conformity checks between pixel chip inputs and outputs
- Monitoring of lost hits
- Reporting on lost hits (why hits are lost)

# Verification Environment – DUT (1)


Pixel chip contains a single Pixel Region (PR) with a parametrised number of Pixel Unit Cells (PUC)

PR buffer is an array of SystemVerilog queues



# Verification Environment – DUT (2)


In order to keep hit generation as general as possible a simple ToT converter module has been defined which abstracts the behavior of the analog front-end



# Verification Environment – DUT (3)


Pixel chip contains a single Pixel Region (PR) with a parametrised number of Pixel Unit Cells (PUC)

PR buffer is an array of SystemVerilog queues




# Verification Environment – Block Diagram

#### PixelChipEnv



# Verification Environment – Components (1)



# Verification Environment – Components (2)

#### Stimuli\_Component

- First stage: generation of high level transactions (randomized or from external file)
- High level transactions are fed to Trigger\_Driver (generation of trigger signal) and to Hit\_Generator and Hit\_Driver's (generation of hits on each pixel of the matrix)

### Readout\_Component

- Generation of readout transactions using pixel chip outputs

### Flag\_Component

- Generation of flag transactions using pixel chip flags (pixel busy and PR buffer full)

### Conformity\_Checker

- Receives input hit information, trigger information, output data and diagnostic information (pixel chip flags)
- Reference model in the checker predicts DUT output from input transactions
- Predicted output and actual output are compared
- Pixel chip flags are always monitored
- Production of report messages

# Verification Environment – Reporting (1)

- Conformity\_Checker has successfully found conformity between input and output
- WARNING: Conformity\_Checker has found discrepancy between input and output
- **ERROR** : Conformity\_Checker has found out that the PR buffer is full
- Conformity\_Checker has found out that a pixel is busy and thus an input hit has been lost

### Verification Environment – Reporting (2)

#### Example of console output

Console - SimVision	_ • ×
Eile Edit View Simulation Windows Help	cādence
😫 🚏 🕅 🛍 🗙 🛛 🛍 🗶 🔤 Text Search: 🗖 🖍 🖍 .	
💟 - 🔟 🔣 📴 🖓 - 🛄 🖾 12,587,500ps + 1 💽	🐼 🔕 🏟
bit is point of the control of the	
At 987500 ps: Packet Monitor detected transaction: Output packet #1: time of arrival = 8, amplitude = 6 At 987500 ps: Hit Driver busy (DUT dead time) => cannot generate transaction: Hit packet #38: amplitude = 1, hit pixel = yes, trig	aered = v
env.conformity_checker comparing DUT output Output packet #49: time of arrival = 8, amplitude = 6 , expected Output packet #47: time of arrival = 8, amplit	
At 987500 ps (BX-cycle 39): Transaction generated on the driver channel: Hit packet #39: amplitude = 6, hit pixel = no, triggered = no	
At 987500 ps (BX-cycle 39): Transaction generated on the trigger channel: Hit packet #39: amplitude = 6, hit pixel = no, triggered = no At 1012500 ps (BX-cycle 40): Transaction generated on the trigger channel: Hit packet #40: amplitude = 0, hit pixel = no, triggered = no At 1012500 ps (BX-cycle 40): Transaction generated on the trigger channel: Hit packet #40: amplitude = 0, hit pixel = no, triggered = no At 1012500 ps (BX-cycle 40): Transaction generated on the driver channel: Hit packet #41: amplitude = 5, hit pixel = no, triggered = no At 1037500 ps (BX-cycle 41): Transaction generated on the driver channel: Hit packet #41: amplitude = 5, hit pixel = no, triggered = no At 1037500 ps (BX-cycle 41): Transaction generated on the trigger channel: Hit packet #41: amplitude = 5, hit pixel = no, triggered = no At 1037500 ps (BX-cycle 41): Transaction generated on the trigger channel: Hit packet #41: amplitude = 5, hit pixel = no, triggered = no At 1037500 ps (BX-cycle 41): Transaction generated on the trigger channel: Hit packet #41: amplitude = 5, hit pixel = no, triggered = no	м
SimVision	

# **Further Developments**

- On the DUT: replication of pixel regions
  - PR columns
  - Future support for L1 trigger and ROI readout
- On the verification environment:
  - Improve monitoring of lost hits
  - Add sources of uncertainty (delays, time walk, ...)
  - Standardize into UVM for more solid base classes and highly customizable reporting features