



# ***Automatic inspection of SEE sensitivity in pixel microelectronics***

*F. R. Palomo, F. Márquez, F. Muñoz, M. A. Aguirre, L. Sanz(Universidad de Sevilla)  
M. Ullán (Instituto de Microelectrónica de Barcelona)*

## **23rd RD50 Workshop**

13th-15th Nov 2013 CERN



# Outline

- Introduction
- Motivation and goals
- SEE sensitivity analyzer
  - Applied methodology and tool performance
  - Case studies
- Conclusions and future work




### Introduction

- Motivation and goals
- Applied methodology
- Tool performance
- Case studies
- Conclusions

# Introduction

- Under the Silicon Detector we find the pixel electronics and it is sensitive to particle tracks too!
- As technologies shrinks, transient effects (SEE) can become critical
  - Higher frequencies and lower dimensions →
  - Not only affects to digital, but also analog cells →
  - Complexity of error analysis increases



- TimePix Electronics, as an example



Introduction

Motivation  
and goals

Applied  
methodology

Tool  
performance

Case studies

Conclusions

# Motivation

- Need for a rapid diagnose of vulnerabilities in previous stages of design → Radiation-hardened systems
- Dealing with SEE sensitivity analysis as the number of transistors increase is a challenging thread.
- Objective: an *automatic tool for SEE sensitivity analysis*
  - Provide a useful information about critical nodes of the circuit under test to the analog designer.
  - Fast evaluation of complex analog circuits' vulnerabilities to radiation at transistor level.
  - Elaborate a SEE sensitivity map of the circuits on test.

# SEE sensitivity methodology

Introduction


Motivation and goals

Applied methodology

Tool performance

Case studies

Conclusions



- Starting point: circuit definition by the designer.
  - A Spectre netlist (extracted from simulation test-bench) is taken as an input.



Introduction

Motivation and goals

Applied methodology


Tool performance

Case studies

Conclusions




# SEE sensitivity methodology



- From the input netlist, the tool will:
  - Generate an instrumented netlist for SEE emulation.

# SEE sensitivity methodology



- From the input netlist, the tool will:
  - Generate an instrumented netlist for SEE emulation.
  - Create a simulation script that automatically:
    - Analyzes the SEE sensitivity of the analog circuit .
    - Provides an output file with critical information.



Introduction

Motivation and goals

Applied methodology

Tool performance


Case studies

Conclusions



# Starting point

- Input netlist
  - extracted from the designer's test bench







# Starting point

- Circuit test-bench

Introduction

Motivation and goals


Applied methodology

Tool performance

Case studies

Conclusions

The same used by the designer to test the performance of the analog circuits





# Starting point

- Circuit test-bench

Introduction

Motivation and goals


Applied methodology

Tool performance

Case studies

Conclusions

The same used by the designer to test the performance of the analog circuits





# Starting point

- Circuit test-bench

Introduction

Motivation and goals

Applied methodology


Tool performance

Case studies

Conclusions



The only extra effort required is to place the SEE models (provided to the user)





Introduction

Motivation  
and goals

Applied  
methodology


Tool  
performance

Case studies

Conclusions

# Single Event Effects modeling

- SEE emulation based on charge injection models:
  - Current sources with double exponential dynamics\*
  - Use of configurable parameters (AHDL implementation)



$$I_{rad} = \frac{Q_c}{\tau_d - \tau_r} \left( e^{-\frac{\tau}{\tau_d}} - e^{-\frac{\tau}{\tau_r}} \right)$$

$$Q_c = \frac{\rho \cdot LET \cdot d}{3.6}$$

\*REF: G. Messenger, "Collection of Charge on junction nodes from ion tracks",  
*IEEE Transactions on nuclear science*, vol.29, n° 6, Dec. 1982

# Tool performance

Introduction


Motivation  
and goals

Applied  
methodology

**Tool  
performance**

Case studies

Conclusions



- Step I: a new instrumented netlist is generated.
  - SEE models for impacts emulation are added to every possible target.
  - The user has to provide configuration parameters for simulation and analysis of the circuits (step 2).



Introduction

Motivation and goals

Applied methodology

**Tool performance**


Case studies

Conclusions



## 2. Script generation

- Configuration parameters should be defined for automatic script generation:
  - **Impact nodes.**





Introduction

Motivation  
and goals

Applied  
methodology

**Tool  
performance**


Case studies

Conclusions

## 2. Script generation

- Configuration parameters should be defined for automatic script generation:
  - Impact nodes.
  - SEE model parameters:
    - *Injected charge*
    - *Impact times*
  - **Outputs selected**

## 2. Script generation



- A simulation script is automatically created.
  - Compares an ideal (non-irradiated) output and the signal affected by injected SEEs.
  - Results of the analysis of circuit's vulnerabilities are automatically analyzed and extracted into an output file.





Introduction

Motivation and goals

Applied methodology

Tool performance

Case studies

Conclusions

# Case studies

- Analysis of several analog topologies :





a) Two stage Miller OpAmp

b) Telescopic OpAmp

c) Fully cascoded two stage OpAmp

d) Current mirror OpAmp (OTA)

(ST130nm tech.)






# Case studies

- Introduction
- Motivation and goals
- Applied methodology
- Tool performance
- Case studies**
- Conclusions





- Analysis of several analog topologies :

- Test-bench:



- Input signal:

- $A = 400mV$
    - $F_{in} = 200MHz (T=5ns)$





# Case studies

- Introduction
- Motivation and goals
- Applied methodology
- Tool performance
- Case studies**
- Conclusions

• Analysis of several analog topologies :

Largest Vmax = 290mV

Longest Trec = 5.1ns




Largest Vmax = 390mV

Longest Trec = 6.3ns

- $A = 400mV$
- $F_{in} = 200MHz$  ( $T = 5ns$ )

Longest Trec = 4.4ns

Largest Vmax = 394mV



Largest Vmax = 390mV

Longest Trec = 6.4ns



# Heuristic analysis

Introduction

Motivation and goals

Applied methodology


**Tool performance**

Case studies

Conclusions

Two main transient parameters have been considered for the analysis:

- *Recovery time*
- *Voltage deviation*





Introduction

Motivation and goals

Applied methodology


Tool performance

Case studies

Conclusions



# Transient simulations





# Generated output database

Introduction

Motivation and goals

Applied methodology

Tool performance

Case studies

Conclusions

Output	Impact	Qc	Timp	Trec	Vmax
/IO/net32	I0_M5	5,00E-13	1,00E-08	5.100.000	0.109233
/Vout	I0_M5	5,00E-13	1,00E-08	6.400.000	0.225535
/IO/net32	I0_M5	5,00E-13	2,00E-08	5.100.000	0.109186
/Vout	I0_M5	5,00E-13	2,00E-08	6.400.000	0.225493
/IO/net32	I0_M7	5,00E-13	1,3e-08	2.300.000	0.426629
/Vout	I0_M7	5,00E-13	1,3e-08	3.600.000	0.183520
/IO/net32	I0_M7	5,00E-13	2,6e-08	2.300.000	0.370461
/Vout	I0_M7	5,00E-13	2,6e-08	3.000.000	0.147083
/IO/net32	I0_M10	2,50E-13	1,00E-08	2.800.000	0.205726
/Vout	I0_M10	2,50E-13	1,00E-08	3.900.000	0.186725
/IO/net32	I0_M10	2,50E-13	2.0e-08	3.300.000	0.143872
/Vout	I0_M10	2,50E-13	2.0e-08	4.600.000	0.231184

.  
. .  
. . .





# Generated output database

Introduction

Motivation and goals

Applied methodology

Tool performance

Case studies

Conclusions

Output	Impact	Qc	Timp	Trec	Vmax
/IO/net32	I0_M5	5,00E-13	1,00E-08	5.100.000	0.109233
/Vout	I0_M5	5,00E-13	1,00E-08	6.400.000	0.225535
/IO/net32	I0_M5	5,00E-13	2,00E-08	5.100.000	0.109186
/Vout	I0_M5	5,00E-13	2,00E-08	6.400.000	0.225493
/IO/net32	I0_M7	5,00E-13	1,3e-08	2.300.000	0.426629
/Vout	I0_M7	5,00E-13	1,3e-08	3.600.000	0.183520
/IO/net32	I0_M7	5,00E-13	2,6e-08	2.300.000	0.370461
/Vout	I0_M7	5,00E-13	2,6e-08	3.000.000	0.147083
/IO/net32	I0_M10	2,50E-13	1,00E-08	2.800.000	0.205726
/Vout	I0_M10	2,50E-13	1,00E-08	3.900.000	0.186725
/IO/net32	I0_M10	2,50E-13	2.0e-08	3.300.000	0.143872
/Vout	I0_M10	2,50E-13	2.0e-08	4.600.000	0.231184

.  
. .  
. . .



Introduction

Motivation  
and goals

Applied  
methodology


Tool  
performance

Case studies

Conclusions

# Future work

- Objective : create a SEE sensitivity map







Introduction

Motivation  
and goals

Applied  
methodology

Tool  
performance

Case studies


Conclusions



# Future work

- Objective : create a SEE sensitivity map

Impact  
area





# Future work

- Objective : create a SEE sensitivity map

Introduction

Motivation  
and goals


Applied  
methodology

Influence  
on neighbour  
transistors

Tool  
performance

Case studies

Conclusions






# Future work

- Objective : create a SEE sensitivity map

- Introduction
- Motivation and goals
- Applied methodology
- Tool performance
- Case studies
- Conclusions

Transistors inside an influence area should be taken into consideration for SEE emulation





Introduction

Motivation  
and goals

Applied  
methodology

Tool  
performance

Case studies

Conclusions

# Conclusions and future work

- A preliminary tool for automatic inspection of SEE in analog schemes has been developed.
  - Allows a rapid analysis of critical nodes at schematic level.
  - Technology independent.
- Future work
  - Experimental verification of results.
  - Implementation of alternative SEE models.
  - Extension of the analysis to layout level.



Introduction

Motivation  
and goals

Applied  
methodology

Tool  
performance

Case studies

Conclusions

# Future work

- Objective : create a SEE sensitivity map
  - Several transistors can be affected by an impact
  - Need of incorporating layout information to simulations
  - Use of geometrical criteria to define the test benches →
  - Emulation of impacts influence on neighbour transistors



# *Thanks for your attention*

Contact:

F. Rogelio Palomo ([rogelio@gte.esi.us.es](mailto:rogelio@gte.esi.us.es)<sup>1</sup>)

Team:

*Fernando Muñoz<sup>1</sup>*

*Fernando J. Márquez<sup>1</sup>*

*Miguel A. Aguirre<sup>1</sup>*

*Luis Sanz<sup>1</sup>*

*Miguel Ullán<sup>2</sup>*

<sup>1</sup> *Universidad de Sevilla*

<sup>2</sup> *Instituto de Microelectrónica de Barcelona*