





R&D for a highly granular SiW ECAL

Thibault Frisson (LAL, Orsay)



Thanks to Pr. Martin Breidenbach (SiD SiW)






Advanced European Infrastructures for Detectors at Accelerators



Optimized for Particle Flow Algorithm



The SiW ECAL in the ILD Detector

Requirements:

- Extreme high granularity
- Compact and hermetic

Choices:


- Tungsten as absorber material
 - X_0 =3.5mm, R_M =9mm, λ_I =96mm
 - Narrow showers
 - Assures compact design
- Silicon as active material
 - Support compact design
 - Allows for pixelisation
 - Large signal/noise ratio

SiW ECAL R&D

Physics Prototype Proof of principle 2003 - 2011




Number of channels : 9720 Weight : ~ 200 Kg Technological Prototype Engineering challenges




Number of channels : 45360

Weight : ~ 700 Kg

LC detector(s)



Technological Prototype Engineering challenges 2003 - ...



Number of channels : ~30000

SiD SiW


October 2013

Others SiW ECAL...

• MAPS

Ensure the pixels are small enough to avoid multiple particles passing through a single pixel

- Pixels: ~ 50x50 mm²
- Binary readout
- total ECAL ~10¹² pixels (need readout integrated into pixel)
- CMOS MAPS sensor






• Others experiments:

- Phoenix upgrade
- ALICE upgrade (FoCAL)
- PAMELA

Physics prototype




- 30 layers of tungsten: 24 $X_{_{0}}$, 1 $\lambda_{_{I}}$
- Carbon-fibre mechanical structure

10k channels

S/N ~ 8

 $\sigma_{\rm E}$ / E = 16.5/ $\sqrt{\rm E}({\rm GeV})$ + 1.1 %

→ Studied in various test beam facilities 2006-2011: DESY, CERN, FNAL e-, π , μ , p (1 - 180 GeV)




6x6 PIN Diode Matrix – 1 x 1 cm²




Thickness: 525µm

Resistivity: 5kΩcm 80 (pairs e/hole)/μm


Imaging interactions





Proof of principle for high granularity calorimeter

high transverse and longitudinal granularity \rightarrow unprecedented details of the showers



Small X_0 / λ_1


 \rightarrow study the components of the shower

High granularity allows particle tracking through detector \rightarrow Imaging processing techniques (Hough transformation)

High granularity permits detailed testing of G4 simulations

Technological prototypes

Technological solutions for the final detector



- Realistic dimensions
- Integrated front end electronic
- Small power consumption (Power pulsed electronics)


SiW technological prototypes

CALICE SiW

24 $X_0 \sim 1 \lambda$

Tungsten:

- 2.1 mm (20 layers)
- 4.2 mm (9 layers)



25 mm² square, 256 pixels




SKIROC 64 channels, 15-deep buffer...

29 X₀ ~1 λ

SiD SiW (Very ambitious design)

Tungsten:

- 2.5 mm (20 layers)
- 5 mm (10 layers)




 $\langle \rangle$

13 mm² hexagons, ~1000 pixels


KPiX 1024 channels, bumpbonded, 4-deep buffer...

aces for cable

Mechanical structure – CALICE SiW



3/5 of a barrel module of the ILD concept
1.5 m long alveolar structure to house ECAL layers
Tungsten plates wrapped into Prepreg
Planar within 5 mm
Well understood mechanical constraints, thermal behavior
Work on longer structures are ongoing



Evacuation of (residual) power of 0.2-0.35 W / layer

Development of a leak less cooling system for a full detector


October 2013

PCB – Embedded electronics – CALICE SiW

PCB prototype for embedding the chips: aggressive design 1.2 mm height for a board of 18 x 18 cm² and 9 layers Deviation from total flatness max: 0.5 mm

ASICs bounded into







Line density in PCB \rightarrow routing is crucial

Critical points are :


- Noise \propto line length
- Cross talk (Digital \rightarrow readout channels)





October 2013


PCB – Embedded electronics – CALICE SiW




- First board for 16 ASICs (4 wafers)
- Equipped with 8 SKIROC ASICs (Bonding by CERN)

 \rightarrow Bonding was not straightforward, thin bonding pads to be improved

- On-going electronic tests






Test production at EOS company (FEV7)

- Very promising from mechanical point of view...
 - ...however issues with gluing of wafers
- Could not be tested since it came somewhat late

 \rightarrow FEV8

Embedded electronics - Parasitic effects?


Exposure of front end electronics to electromagnetic showers



Front end electronics: SKIROC – CALICE SiW

SKIROC (Silicon Kalorimeter Integrated Read Out Chip)

- SiGe 0.35µm AMS (7.5 mm x 8.7 mm) ٠
- High integration level (variable gain charge amp, 12-bit ADC, digital logic) ٠
- 64 channels
- Energy measurement (14 bits): ٠
 - 2 gains (1-10) + 12 bit ADC: 1 MIP (4fC) \rightarrow 2500 MIPs •
 - Shaping time 180 ns •
- Auto-trigger at ¹/₂ MIP ٠
 - MIP/noise ratio > 10 ٠
 - Fast shaper ~30 ns •
- Analog memory
 - Depth = 15 (time and charge) ٠
- Low consumption: $\sim 25 \mu$ W/ch (power pulsing) ٠
- On chip zero suppression (not yet)



12 bit-TDC Ramp

Trigger delay

Trigger threshold

Slow shaper signal

Sel ADC test

Trigger delay

ADC t

READ

Time •

12 bit-ADC Ramp


Silicon wafers – CALICE SiW

Si wafer (HPK):

- 9x9 cm²
- Thickness = 320 μ m (breakable \rightarrow 500 μ m ?)
- 256 pixels (pixel size = 5 x 5 mm²) \rightarrow lateral granularity = 4 x better than physics prototype



Gluing onto PCB and development of automatised procedure






- Optimization studies on guard rings and characterization.
- Guard ring around the wafer to control the leakage currents
- Different technologies are tested

Test beam

Goals:

- Understand FE (SKIROC, KPiX)
- Complete understanding of the detector
 - \rightarrow Filtering of non-physic events
- Establishment of calibration procedures for a larger number of cells
- Homogeneity of response (x,y scan of detector)
- Measure S/N
- First showers





Test beam

CALICE SiW - DESY : e- (1 - 5 GeV) - 2012 / 2013

Intermediate step: Conservative layer design for beam tests

- First test in beam
- Benchmark to go further
- Single detection layer
- 4 ASICs per slab (1/4 final design) conservative design (chip in package) - 4 SKIROCs x 64 channels = 256 channels/slab
- 6 8 layers → ~1500 2000 channels
- Power pulsing

SiD SiW - SLAC : e- (13 GeV) - 2013 / 2014

First test beam (End station A at SLAC - July 2013)


- Final design
- 9 layers interleaved with W-plates \rightarrow ~9000 channels
- Power pulsing
 See LCWS 2013 ?

Next test beam (Early in 2014)


Additional layers









MIPs – CALICE SiW










Power pulsing – CALICE SiW



October 2013

CLIC detector and physics collaboration meeting

Sigma of the noise

Summary and outlook

Successful R&D for a highly granular CALICE SiW ECAL physics prototype

Operated over several years Exposed to several particle beam types and energies

Capacity of separating particles impressively demonstrated

The R&D(s) for technological prototypes is ongoing

A lot of work on different aspects to prove the engineering feasibility of the projects


- ASIC bump bonded to wafer
- long layers
- power consumption (power pulsing) \rightarrow critical point


- ...

First test beams:

- encouraging results
- identification of open issues

Hardware development depends on optimization





October 2013

Back up

The CALICE collaboration



+300 people, +50 institutes, 17 countries

R&D detector for futur linear e+/e- collider

(ECAL, HCAL, muon detectors, tail catchers...)


→ Common approach:

Ultra-granular "imaging" calorimetry \rightarrow particle flow algorithm


- Physics Prototypes
 - Small prototypes. Proof of principle of technologies.
- Technological prototypes
 - Testing more realistic hardware designs which could be scaled up to full detector
- Combined beam tests
 - Reconstruction algorithms
 - Validate MC simulations

Event display


2 e- (3 GeV, no tungsten)








1 cosmic + 1 e- (3 GeV, no tungsten)




1 e- (5 GeV) 5 W plates between layers



Power pulsing

Power pulsing (PP): duty cycle 99%, 10Hz

Operation in power pulsing mode requires removal of decoupling capacitances \rightarrow Do not expect as stable performance as in continuous mode



Tests in magnetic field


October 2013

Interconnexions

Up to 9 equipped PCBs interconnected to make detector slab

 \rightarrow Electrical and mechanical connection made thanks to Kapton connecting cable

Technology	Advantages	Disadvantages
N°1 Solder	-Proven technology -Possible to repair -~3 euros/connector	-Difficult procedure -Too much heat for the glue of wafers -Cannot be industrialized
N°2 ACF	-Easy to install -Easy to remove -Easy to industrialize	-Needs to have a perfect planarity -Needs to have a thermode ~15Keuros -10mA maximum per wire -~30 euros/connector -Too much pressure =mechanical stress for the wafers
N°3 Spécial Kapton	-Easy to install -Good reliability -Possible to repair -Easy to industrialize -Good strength -~4 euros/connector	-I don't know yet





Max 600N before destruction

Signal integrity \rightarrow In progress

Filtering

• Ricochet / BCID+1 effect (without hit)

- Seen with SKIROC2 test bench and in TB
- Understood
- Easy to cut in TB analysis (cut event if delta BCID == 1)

• Plane events


- Instabilities of power supply level \rightarrow fake events
- power supply common to the 4 ASIC, Self-sustained → sometimes filled all the 15 ASIC memories, Highly dependant of the number of ASIC with hits, dependant of the number of triggered channels
- Cut in TB analysis:
 - delta BCID <= 5

• Isolated hits

- Reconstruction needed to see this effect (not yet well studied: noise, cosmic, related to plane events?)
- Cut in TB analysis:
 - we ask at least 3 planes with hits in the same event (after reconstruction)

Calibration of ASICs

Establishment of calibration procedure for a larger number of cells




S-Curves for all the channels

October 2013

Signal over noise ratio

Gain : 1.2pF - SigmaDet = 4.90 - Signal over Noise ratio = 14



October 2013