





# ATLAS LAr Phase-I Upgrade Technical Design Report

M. Aleksa, L. Hervas, F. Lanni for the ATLAS Collaboration

### Outline


- Motivations
- Proposed implementation
- Expected Performance
- System Architecture and Design Requirements
- Project organization, costs, milestones and resources





# Assumed LHC Upgrade Scenario





- $\mathcal{L}_{inst} \simeq 2 \times 10^{34} \text{ cm}^{-2} \text{s}^{-1}$
- No reason to believe that the actual instantaneous luminosity couldn't be even higher
- For upgraded systems in Phase-I ATLAS requirements:

- $\mathcal{L}_{inst} \simeq 3 \times 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$
- 25ns bunch spacing
- <µ>≃80
- LI Trigger Bandwidth: 100kHz max.
- LI Delay: ≤3µs max (at the detector).
- Forward compatibility with HL-LHC operations and Phase-II upgrade programs.

### Why do we need the LAr Phase-I Upgrades?



#### based on Run-I trigger

Offline $p_{\rm T}$	
Threshold	Rate
[GeV]	[kHz]
25	130
37	61
2x17	168
	270
	Threshold [GeV] 25 37

Using L1 selection as in Run-1 simply impossible
(100 kHz limit)

- Projected rates at  $\mathcal{L}_{inst} \approx 3 \times 10^{34} \text{ cm}^{-2} \text{s}^{-1}$  with the existing L1 calorimeter trigger system
- QCD jet background dominates L1 EM rates
  - Inclusive EM rates
     expected to grow linearly
     with L<sub>inst</sub>.
  - Rates for di-EM triggers determined by accidentals from Minimum Bias events





<ul> <li>Bandwidth for EM</li> </ul>	based on	Run-2 trigge	r	Г
objects benchmarked at		Offline pT Threshold [GeV]	Rate [kHz]	
about 20% of the	EM30VHI	38	14	
overall L1 trigger bandwidth	EM80 2EM15VH I	100 2x22	2.5	
	ZEIVITSVITT	ZAZZ	18	
(similarly to Run-I)				

- Stronger isolation requirements
- Yet thresholds increase significantly
- Loss of acceptance in many physics channels (with W/Z in particular)

### Need better jet rejection capability

Similar for EM+ $\mu$ , $\tau$ , Jet and E <sub>T</sub> <sup>miss</sup> Triggers have LLIpgrades?						ATLAS	
( <b>This is an example</b> - see Rainer's presentation)				• Projected rates at $\mathcal{L}_{inst} \simeq 3 \times 10^{34} \text{ cm}^{-2} \text{s}^{-1}$			
ba	ased on Run-I trigger	Offline p⊤ Threshold [GeV]	Rate [kHz]	based on Run-2 trigge	Offline p⊤ Threshold [GeV]	Rate [kHz]	
	EM10VH_MU6	17,6	22	EM15VH_MU10 EM10H_2MU6	22,12 17,2x0	3.0 2.5	
	TAU40	100	52	TAU80V 2TAU50V	180 2x110	4.7 3.8	
	2TAU11I_TAU15	30,40	147	2TAU20VI_3J20	2x50,60	5.2	Autom
	2TAU11I_EM14VH	30,21	60	2TAU20VI_			
				EM18VHI_3J18	50,25,60	2.8	
	TAU15_XE35	40,80	63	TAU15VI_MU15 TAU20VI_	40,20	3.8	
	Tau total		238	XE40_3J20	50,90,60	4.4 20	
	rau total		200			20	
	J75	200	34	J100	200	7.0	
	4J15	4x55	87	4J25	4x60	3.3	
			121030	J75_XE40	150,150	8.3	
	XE40	120	157	XE90	250	10	
	Jet/E <sup>miss</sup> total <sup>a</sup>		306			25	
. Alek	ksa, L. Hervas, F. Lanni	LHCC - Septem	per 24th	12013 ATLAS	S LAr Phase-I Up	grade TDR	. 6

M.

#### Similar for FM+11 T let and E-miss Triggers






Figure 14. The trigger efficiency as a function of the highest  $p_T$  offline jet for  $\langle \mu \rangle = 20$  (a) and  $\langle \mu \rangle = 80$  (b) in simulated QCD dijet events. The performance of the default sliding window algorithm (black points) is compared to that of the sliding window algorithm based on Super Cells (red points) for jets within  $|\eta| < 2.5$ .








- Clustering and isolation with the existing Trigger Towers are significantly degraded by pileup because:
  - large area in  $\Delta \eta$ ,  $\Delta \phi$  (and pileup noise is correlated)
  - ▶ limited resolution (I GeV E<sub>T</sub>) available










M. Aleksa, <u>L. Hervas, F. Lanni</u>






- Supply shower shape information already at Level-I
- Apply rejection algorithms similar to those ones used in the offline reconstruction
- Higher granularity in η (in the 1st and 2nd layer of the EM calorimeter)
- Layer information
- Finer quantization scale:
  - least significant bit: 125 MeV in the 2nd layer and 32 MeV elsewhere
- Possibility to use global event quantities to e.g. correct for pileup fluctuations event-byevent






## Present LAr Readout






- 58 Front-End crates
  - ~1500 Front-End Boards (~180k channels)
- ~120 Trigger Tower Boards (~3000 Trigger Towers)
- I 50kW power dissipation on-detector





## Present LAr Readout








## Present LAr Readout






# Expected Performance: EM Triggers




- Super-Cell energy reconstruction:
- 2 Algorithms being studied:
  - Optimal Filtering (OF)
  - Wiener Filters with forward corrections (WF)
- Cluster transverse energy resolution with 3x2 and 5x2 Super-Cells
  - SC energy from the sum of the single calorimeter cells: no second stage noise (small under-estimation)
  - Look-up table corrections with longitudinal weights to correct for leakage and up-front dead material (similar to Level-2 trigger strategies)



LHCC - September 24th 2013


## Expected Performance: EM Triggers





M. Aleksa, L. Hervas, F. Lanni

LHCC - September 24th 2013





Expected Performance: **T**-Triggers



### • Shower shape variables:

ERN





- In-time and out-of-time pileup will lead to significantly increased event activity
  - Jet multiplicity at  $<\mu>\approx80$  and beyond will suffer dramatically
- Several approaches under investigation profiting from higher precision data (i.e. lower quantization scale), better reconstruction of the jet constituent energies (i.e. off-line energy reconstruction of the "Super Cells") and better jet algorithms

## Expected Performance: ets


0.6


0.4

0.2



- Out-of-time pileup impact energy reconstruction of the jets and bunch-crossing identification
  - Degradation of the turn-on efficiency curves
- Optimal filtering (or equivalent algorithms) and gaussian filtering [GF] techniques to seed and reconstruct jet energies eliminate dependency on out-of-time pileup (e.g. BC mis-identification)
  - Using layer information and finer quantization scale





p<sub>+</sub> (leading jet) [GeV]


• GF also allows full efficiency recovery of multi-jet triggers which standard sliding window techniques would not provide



## Expected Performance: Jets



- Subtraction techniques on event-basis are used in offline reconstruction to mitigate the effects of in-time pile-up for both L1 jets and E<sup>miss</sup>
- Two on-going investigations:
- Subtraction based on offline p<sub>T</sub> density corrections:
  - $\Delta\eta \times \Delta\phi = 0.8 \times 0.8$  grid
  - $\Rightarrow$  median  $\mathcal{M}{\Sigma_{\text{PT,i}}}/\Delta\eta \times \Delta\phi}$  of the energy density distribution is highly correlated to the offline pT density
  - Jet  $p_T$  corrected by  $\mathcal{M}{\Sigma p_{T,i}}/\Delta \eta \times \Delta \phi} \times \pi R^2$  where R is the jet radius







## Expected Performance: Jets



- Subtraction techniques on event-basis are used in offline reconstruction to mitigate the effects of in-time pile-up for both L1 jets and E<sup>miss</sup>
- Two on-going investigations:
- I. Subtraction based on calculation of  $\Delta \eta$ =0.2 slices  $\Sigma E_T$ :
  - studies underway to remove the spurious rate from underlying event fluctuations in Heavy Ion events without impacting real jets
  - $\bullet$  Each of these energies are subtracted from the L1 jet  $p_{T}$
  - In the central region the subtraction effectively reduce jet rates of ~1.7 for  $p_T$  >20 GeV, ~3.7 for  $p_T$  >30 GeV, ~60 for  $p_T$  >50 GeV










- The measurements of the properties and couplings of the Higgs boson will be an essential part of the LHC physics program during the Phase-I upgrades and beyond.
  - Decay to fermions to explain SM particle masses
  - Coupling to EW gauge bosons
- The Level-I ATLAS trigger system has to be extremely robust to fulfill the physics program at luminosities up to  $\mathcal{L}_{inst} \approx 3 \times 10^{34} \text{cm}^{-2} \text{s}^{-1}$
- Maintaining low trigger thresholds on the physics objects into which it decays is mandatory to measure its properties with the highest precision
- (In addition the ability to trigger on low-p⊤ single lepton is important for a wide range of possible new physics signatures).



M. Aleksa, L. Hervas, F. Lanni




### Examples of impact on Physics: $WH \rightarrow I\nu b\overline{b}$ , $ZH \rightarrow \nu \nu b\overline{b}$



- Used MC samples for 2012 LHC data to estimate acceptance for different lepton and  $E_T^{miss}$  selection
- Current analysis with 3-bins in p<sup>v</sup> (120-160, 160-200, >200 GeV) + categories for lepton/jet multiplicity to maximize significance
- *O-lepton category relies on*  $E_T^{miss}$ 
  - 2012 offline selection  $E_T^{miss} > 120 \text{ GeV}$
  - ▶ without upgrades: E<sup>miss</sup> > 200 GeV

✓ Loss of 72% signal acceptance

- with proposed upgrade:  $E_T^{miss} > 160 \text{ GeV}$ 
  - ✦ Reduced acceptance loss to 47%
- I-lepton category relies on single electrons:
  - 24% (12%) acceptance loss in the  $e \mathbf{v} e \mathbf{v}$  ( $e \mathbf{v} \mu \mathbf{v}$ )
  - completely recovered with the proposed upgrade



LHCC - September 24th 2013



G G

ഹ

Events /

250 ATLAS Preliminary

200  $\vdash$  H $\rightarrow$ WW<sup>(\*)</sup> $\rightarrow$ evev/ $\mu\nu\mu\nu$  + 0 jets

√s = 8 TeV, ∫ Ldt = 20.7 fb<sup>-1</sup>



W7/77/W

Single Top

H [125 GeV]

W+jets


Z+jets

- Used MC samples for 2012 LHC data to estimate acceptance for different dilepton
- 0-jet category evev: di-EM trigger
- 2012 offline selection p<sub>T</sub> > 25,15 GeV for leading and sub-leading electrons
- without upgrades:  $p_T > 22,22$  GeV

24% signal acceptance loss


- with proposed upgrade:  $p_T > 26, I6(*)$ 
  - Acceptance recovered almost entirely (3% loss in evev, 7% in evµv)

(\*) similar rates to the 19,19 GeV in the TDAQ Trigger Menu Table example



#### Proposed LAr Phase-I Upgrade ERN





LHCC - September 24th 2013

ATLAS LAr Phase-I Upgrade TDR


# System Architecture: Front-End




### • 124 LAr Trigger Digitizer Boards (LTDB)

- Receive Super-Cell signals from the Front-End Boards LSBs (=Layer Sum Boards), form layer sums to be sent back to the ''legacy''Trigger Tower Board
- Each Super-Cell signal is at the same time digitized at 40 MHz and sent to the back-end processing modules on fast links.
- Challenge: integrity of the analog signals to preserve performance of the analog system.

LTDB Type	Channels	LTDB per region
EMB	290	64
EMEC Std	312	32
EMEC Spc 0	240	8
EMEC Spc 1	160	8
HEC	192	8
FCAL 0	192	2
FCAL 1	192	2
Total		124






#### M. Aleksa, L. Hervas, F. Lanni

#### LHCC - September 24th 2013

#### ATLAS LAr Phase-I Upgrade TDR

26


- System Architecture: Front-End
- Digital circuitry of the LTDB:
- up to 320 channels ADCs/board
- Interface/serializer ASIC (LOCx2)
- Optical transceivers to transmit the signal off-detector
- GBT-based transceivers to distribute on board CLK/
   TTC information
- Choice of components (ASIC development vs. COTS) is among the top priorities for 2014-2015:
  - ADC
  - Serializer ASIC (LOCx2 or GBT-based)
  - Optical transmitters (COTS vs. custom development)
- Challenges:
  - Moderate radiation environment
  - Power Budget
  - Tight Mechanical Integration on Board
- Full-scale prototypes being built for system integration studies






System Architecture: Back-End






M. Aleksa, L. Hervas, F. Lanni





- Back-End system based on ATCA (Advanced Telecommunication Computing Architecture)
- 31 blades (LAr Digital Processing Boards = LDPBs) organized in 3 shelves
- Each blade housing 4 AMC (Advanced Mezzanine Cards) processing unit mezzanines
  - FPGA-based processing and E<sub>T</sub> reconstruction at every bunch crossing
  - Each mezzanine receiving 4×12@5Gbps fibers and transmitting up to 4×12@10 Gbps to the Level-1 Calorimeter Feature Extractors (FEXs)

# System Architecture: Back-End









- **ATCA Pre-prototype built** and tested successfully
  - Based on ALTERA Stratix IV and PPOD transceivers
  - Tested for communications up to 8Gbps and 70mt distance
- Configuration and management through IPMC (Intelligent Platform Management Controller) pluggable board. Prototype built and ready for production
- Evaluation of MicroPOD transceivers tested successfully to >10 Gbps
- Tests of signal transmission integrity on boards at 10Gbps+ speeds for different layouts and different PC board specifications





- The LAr Phase-I upgrade project has proposed the upgrade of the trigger readout providing higher granularity, layer information and higher precision information
- It has been shown that the proposed upgrade allows ATLAS to maintain the Level-1 trigger thresholds for single and di-EM objects at the necessary low level by improving the jet background rejection capability and the energy resolution of the EM object.
- It has also been shown that the upgrade improves the performance of the  $\tau$ , jet and  $E_T^{miss}$  Level-1 trigger.
- The proposed LAr Phase-I upgrade is a pre-requisite for a successful ATLAS physics program for the LHC Run-3: 300 fb<sup>-1</sup> p-p collisions at  $\sqrt{s} = 14$ TeV ( $\mathcal{L}$  up to  $3 \times 10^{34}$ cm<sup>-2</sup>s<sup>-1</sup>,  $<\mu>=80$ )



## Conclusions



- The system architecture has been conceived to be compatible with the existing Level-1 calorimeter trigger:
  - It will operate in parallel and it allows for a "smooth" commissioning of the new fully digital trigger system
- The proposed architecture is also fully compatible with the ATLAS plans for the Phase-II upgrades and the possible ATLAS trigger system during the operations at the HL-LHC [see backup slide]
- Technical challenges for the on-detector electronics have started to be addressed and solutions are either already available or a plan is in place to identify them
- Project management, costs and resources are organized within the ATLAS LAr Calorimeter sub-system (with the addition of a few new institutions) to best match existing expertise, skills and because of the deep integration in the existing readout system and in its operations [see backup slides]





## Backup

M. Aleksa, L. Hervas, F. Lanni

LHCC - September 24th 2013


ATLAS LAr Phase-I Upgrade TDR

31





		Elementary Cell	Trigger Tower		Super Cell	
Layer		$\Delta\eta \times \Delta\phi$	$n_{\eta} \times n_{\phi}$	$\Delta\eta \times \Delta\phi$	$n_\eta \times n_\phi$	$\Delta\eta \times \Delta\phi$
0	Presampler	$0.025 \times 0.1$	4 × 1		4 × 1	0.1 × 0.1
1	Front	$0.003125 \times 0.1$	$32 \times 1$	01.01	8 × 1	$0.025 \times 0.1$
2	Middle	$0.025 \times 0.025$	$4 \times 4$	0.1 × 0.1	$1 \times 4$	$0.025 \times 0.1$
3	Back	$0.05 \times 0.025$	$2 \times 4$		$2 \times 4$	0.1 × 0.1




M. Aleksa, L. Hervas, F. Lanni


LHCC - September 24th 2013

### System Architecture and Design Specifications





ERN



M. Aleksa, L. Hervas, F. Lanni

LHCC - September 24th 2013

ATLAS LAr Phase-I Upgrade TDR






#### • ADC

- I COTs identified as possible candidate (TI5272)
- surviving very high TID
- Annealing test successfully (not sensitive to enhanced low dose rates)
- Single Event Effects cross-section has been measured: two types of Single Event Fault Interrupt (SEFI) observed
  - SEFI-A mitigated through a periodical reset (200ns reset time)
  - SEFI-B cross-section should be sufficiently low for the ATLAS LAr applications

Table 10. Specifications for the ADC. The ADC must have a serial output using either standard LVDS or SLVS technology. The ADC word must be either 12-bit or 16-bit in one frame, with a frame clock at 40 MHz and a bit clock at 480 MHz (12-bit case) or 640 MHz (16-bit case). The latency is the time between the first sample and the last bit out. The power consumption is given per ADC channel at 40 MSPS. For comparison, values for the COTS TI ADS5275 ADC are given in the third column.

Parameters	Requirement	ADS5272
Sampling rate	≥ 40 MSPS	40 MSPS
Dynamic range	12 bits	12 bits
Resolution (ENOB)	≥ 11	11.5
Differential Nonlinearity	≤ 1 lsb	0.3 lsb
Integral Nonlinearity	≤ 1 lsb	0.4 lsb
Latency	≤ 200 ns	162.5 ns
Power consumption	≤ 145 mW	113 mW





System Architecture: Front-End




#### • ADC

- Two ASIC options based on IBM 130nm CMS-8RF process.
- Prototypes manufactured and currently under test
  - 4-stage (SAR-based) pipelined ADC
    - Evaluation complete and radiation testing is next
  - Full SAR architecture ADC (very low power ~10mW/ channel)
    - 2nd iteration full prototype and 4 inputs being submitted.








# System Architecture: Front-End



 Development of serializer and interface
 ASIC in SoS 250nm
 technology quite
 advanced.

 System aspects being addressed pending decision on component choice (specifically for the ADC).




# System Architecture: Front-End



Backplane

FrontFace



#### **Board Integration**

- Two strategies being pursued:
  - Digital Motherboard with Analog mezzanines
  - Analog motherboard with digital mezzanines
- Options under studies and prototype being designed and built (based only on COTS).
- Full-size prototypes under design (end of this year) for system test use early 2014.




Figure 39. Photograph of the 1/4 slice LTDB prototype, which has one digital motherboard and two 40-channel analog mezzanines to process 80 Super Cell signals.






Figure 43. View of one face (representing 32 channels) of a 64 channel section motherboard prototype

M. Aleksa, L. Hervas, F. Lannı

# System Architecture: Back-End








#### Open questions (post-TDR and toward Final Design Reviews):

- Specification of the protocols, mapping and data data bandwidth requirements from the LDPS to the e/j-FEX
- Specification of the interfaces to the Trigger-DAQ datapath
- Complete evaluation of the filtering algorithms to reconstruct energies (Optimal Filtering vs.
   Wiener Filter with forward corrections)



# Planned LAr Phase-II Upgrade






M. Aleksa, L. Hervas, F. Lanni

LHCC - September 24th 2013

ATLAS LAr Phase-I Upgrade TDR

# LAr Phase-I Upgrade Project Organization







## Cost Estimates



### • "CORE"-costing metric:

Component productions in 2014-2015 mainly Sub-assemblies and board integrations in 2016-2017

Table 25. LAr Phase-1 Upgrade summary CORE cost table in units of kCHF

PBS	Item	Cost	2013	2014	2015	2016	2017	2018
1.1	Front-End electronics							
1.1.1	Baseplane	1076	_	100	438	538		2
1.1.2	Layer Sum Boards	225	-	12	100	112	-	-
1.1.3	LTDB	2958	-	400	1079	979	500	<b>-</b> 1
1.2	<b>Optical Cables</b>	592	_	<u>_</u>	-	296	296	21
1.3	<b>Back-End electronics</b>					10000000		
1.3.1	ATCA+shelves	40	-		10	10	20	-
1.3.2	LDPB	2573	_	100	986	1086	400	21
1.3.3	RTM	55	-	-	27	28	-	-
1.3.4	TTC Optical Couplers	8	-		-	4	4	BE ~
1.3.5	In-shelf switches	46	_	62		23	23	
1.3.6	Receiver PC	14	-	-		7	7	a
1.3.7	Controlling PC	5	-	17	-	3	2	-
	Total	7590		612	2640	3086	1252	<u></u>

the



## Cost Estimates



### • "CORE"-costing metric:

Component productions in 2014-2015 mainly Sub-assemblies and board integrations in 2016-2017

Table 25. LAr Phase-1 Upgrade summary CORE cost table in units of kCHF

PBS	ltem	Cost	2013	2014	2015	2016	2017	2018	
1.1	Front-End electronics								
1.1.1	Baseplane	1076	-	100	438	538		<u></u>	
1.1.2	Layer Sum Boards	225	-	12	100	112	-	-	
1.1.3	LTDB	2958	-	400	1079	979	500		
1.2	<b>Optical Cables</b>	592	-	( <u>-</u>	-	296	296	21	
1.3	<b>Back-End electronics</b>			8					
1.3.1	ATCA+shelves	40		197	10	10	20	-	
1.3.2	LDPB	2573	-	100	986	1086	400		
1.3.3	RTM	55	-	-	27	28	-	-	
1.3.4	TTC Optical Couplers	8	-	125	-	4	4	RF~	l yr later wrt. the
1.3.5	In-shelf switches	46	-	62	21	23	23		FE (very
1.3.6	Receiver PC	14	-	-	- + 3	7	7	ap	proximately)
1.3.7	Controlling PC	5	-	125	-	3	2	-	
	Total	7590	-	612	2640	3086	1252	<u>_</u> }	



## Milestones



#### Construction Milestones and timelines for decision through formal ATLAS review, as managed by the Project Office in Technical Coordination (similarily to original construction)

Table 26. LAr Phase-1 Upgrade key dates for main deliverables. As explained in the text, these dates take into account constraints arising from shutdowns and periods of access to the detector and as such represent the latest dates for which these activities should be scheduled

Item	# units	Prod end	Prod start	PRR	FDR	PDR
Front-End						
Baseplane	124	5-2017	11-2016	9-2016	2-2016	
LSBs	2328	9-2017	9-2016	7-2016	12-2015	
Integrated LTDB	124	9-2017	3-2017	1-2017	6-2016	5-2014
Analog section	124*4	1-2017	10-2015	9-2015	4-2015	
Digital Components					14 <u> </u>	
ADC	124*80	1-2017	10-2015	9-2015	4-2015	3-2014
ASIC Serializer	124*20	1-2017	10-2015	9-2015	4-2015	
ASIC Laser Driver	124*40	1-2017	10-2015	9-2015	4-2015	5
VCSEL mezzanine (TOSA)	124*20	1-2017	10-2015	9-2015	4-2015	
DC Powering	124	1-2017	10-2015	9-2015	4-2015	
Optical pigtails	124*4	1-2017	7-2016	5-2016	10-2015	
Cooling plates	124*2	1-2017	7-2016	5-2016	10-2015	
Long Fibers	58	7-2017	1-2017	11-2016	4-2016	
Back-End						
LDPB	34	1-2017	10-2015	9-2015	4-2015	
AMC & FPGA	34*4	1-2017	10-2015	9-2015	4-2015	10-2014
IPMC	34*1	1-2017	10-2015	9-2015	4-2015	
MMC	34*4	1-2017	10-2015	9-2015	4-2015	
Optical pigtails	34*4	1-2017	10-2015	9-2015	4-2015	
MicroPod Cooling block	34*4*8	1-2017	10-2015	9-2015	4-2015	
Carrier Board & RTM	34	1-2017	10-2015	9-2015	4-2015	10-2014

PDR: Preliminary Design Review Option evaluation and component selection. Only for determined items

FDR: Final Design Review Specification and design finalization

PRR: Production Readiness Review To formally enable start of production

In addition a "Demonstrator" program in late 2013-2014 to validate the system aspects and possibly performance in ATLAS (see Appendix-DTDR):

- System Tests Dec 2013-Mar 2014 in
- a dedicated lab
- ATLAS review (Mar 2013)
- Installation in ATLAS (June/July 2013)
- Standalone Commissioning
- (remaining 2014)

Sharing and Institutional Responsibilities



Table 27. List of participating institutes and areas of interest for the construction of the project deliverables.

		1	Front	End			Back-End Electr.					
	Country			LTDB			Ι		LDPB		В	
Institute		Baseplanes	Layer Sum Boards	Analog Section	Digital Section	DC powering	Board Mechanics, Cooling and Integration	Optical Cable Plant & Pigtails	ATCA shelves & Computing Infrastructure	AMC	Carrier Board (& RTM)	Firmware
Sao Pauloª	Brazil				х							
TRIUMF	Canada	x		х	X		- 20					
Victoria		x		х	x							
Annecy Grenoble Marseille Orsay-LAL	France/IN2P3	x		x	x x		x		x x	x	x	x x
Saclay	France/CEA	x		x			x					
Dresden	Germany								x	X	0	X
Milano	Italy	x				х	8				1	
Tokyo <sup>a</sup>	Japan				Х		- 3			X	2	X
Dubna-JINR Moscow-Lebedev Novosibirsk-BINP	Russia	x		x				x			x	x
CERN	Switzerland							X	0.11			
Arizona	United States	x				1988	100		1	X	х	X
Brookhaven Columbia Oregon <sup>a</sup>					x x	x	x			x	x	x
Pennsylvania <sup>b</sup> Pittsburgh SMU Stony Brook			x	x	x					x	x	x

 Discussions among the LAr Calorimeter Group institutions for responsibilities and sharing (MoU in preparation)

<sup>a</sup>New institution joining LAr for the upgrade project

<sup>b</sup>Institution contributing to LAr upgrade project, associated to LAr through Brookhaven