



# **HV-CMOS** Overview


**Ivan Peric** 

Ivan Peric, 9<sup>th</sup> "Trento" Workshop on advanced silicon radiation detectors 2014






- Ideas:
- Use the standard (HV)CMOS technologies to implement particle detectors
- Use a high voltage to deplete the sensor volume charge collection by drift
- Original implementation: CMOS electronics inside the deep n-well-collecting electrode
- "Smart diode"








- Some drawbacks:
- The standard substrates are relatively low resistive (~20 Ωcm)
- The depleted region is up to ~15  $\mu$ m thick MIP signals are relatively weak ~ 1800 e
- The collection electrode is, at the same time, the PMOS bulk there is a strong capacitive crosstalk from PMOS transistors to the detector input.
- General drawback of monolithic sensors: Complex in-pixel electronics leads to increased detector capacitance or to decreased electrode-/pixel-size ratio








- We investigate two detector structures:
- A) Hybrid detector with a "smart" HVCMOS sensor and capacitive signal transmission to the readout ASIC (capacitively coupled pixel sensor CCPD)
- B) Monolithic pixel detector with digital signal processing on the chip periphery







- CCPD
- ATLAS-pixel "style": digital outputs of three pixels are multiplexed to one pixel readout cell
- HVCMOS pixel contains an amplifier and a comparator
- CLIC "style": every HVCMOS pixel has its own readout cell
- HVCMOS pixel contains only an amplifier








## Monolithic HVCMOS pixel sensor for Mu3e experiment





Concept: Every pixel has its own readout cell, placed on the chip periphery




(with comparator and threshold-tune DAC)



#### Monolithic HVCMOS pixel sensor for Mu3e experiment






Ivan Peric, 9th "Trento" Workshop on advanced silicon radiation detectors 2014










#### MuPixel test beam



- Test-beam measurement February 2014 DESY
- Performed by our colleagues from Institute for Physics in Heidelberg
- Plots: Moritz Kiehn, Niklaus Berger











- Test-beam measurement February 2014 DESY
- Performed by our colleagues from Institute for Physics in Heidelberg
- Plots: Moritz Kiehn, Niklaus Berger








Concept: Every pixel has its own readout cell, placed on the chip periphery





2 cm x 560 µm (~ 2.5%)





# HVCMOS pixel sensor for ATLAS

Ivan Peric, 9th "Trento" Workshop on advanced silicon radiation detectors 2014





- We need to improve time walk
- We need to improve SNR of CCPDs for ATLAS, especially after irradiation
- Three strategies:
- 1) optimize present design
- 2) invent more clever electronics
- 3) improve the detector structure and technology






# Time Walk Compensation

Ivan Peric, 9th "Trento" Workshop on advanced silicon radiation detectors 2014






- The idea: Adding of low-pass filter decreases the noise without increasing the power consumption
- => Better SNR, lower threshold
- However: a slow output signal leads to a time-walk
- Time walk is caused 1) by the fluctuations of the input signal and 2) by the low and signaldependent response speed of the electronics
- Can we compensate for time walk, without decreasing the shaping time constants?








- Imagine a comparator which has the output zero-to-one transition speed, that depends on the input signal "overdrive"
- High amplitude signal faster threshold crossing but slower 0-1 transition
- Low amplitude signal slower threshold crossing but faster 0-1 transition
- Result: the threshold-crossing- and the transition time skews compensate each other
- Second comparator generates time-walk free signal





 Noise=8.8mV, Thr=55mV, Bias current=10µA, Pixel size = 50x250µm, Ifoll=10, amplifier power 200mW/cm<sup>2</sup>




Ivan Peric, 9<sup>th</sup> "Trento" Workshop on advanced silicon radiation detectors 2014

ЪŤ





Noise=8.8mV, Thr=55mV, Bias current=10µA, Pixel size = 50x250µm, Ifoll=10, amplifier power 200mW/cm<sup>2</sup>




Ivan Peric, 9<sup>th</sup> "Trento" Workshop on advanced silicon radiation detectors 2014





 Noise=8.0mV, Thr=55mV, Bias current=10µA, Pixel size = 50x500µm, Ifoll=7, amplifier power 100mW/cm<sup>2</sup>




Ivan Peric, 9<sup>th</sup> "Trento" Workshop on advanced silicon radiation detectors 2014





 Noise=8.0mV, Thr=55mV, Bias current=10µA, Pixel size = 50x500µm, Ifoll=7, amplifier power 100mW/cm<sup>2</sup>




Ivan Peric, 9th "Trento" Workshop on advanced silicon radiation detectors 2014





 Noise=7.9mV, Thr=55mV, Bias current=5µA, Pixel size = 50x500µm, Ifoll=5, amplifier power 50mW/cm<sup>2</sup>




Ivan Peric, 9<sup>th</sup> "Trento" Workshop on advanced silicon radiation detectors 2014





 Noise=7.9mV, Thr=55mV, Bias current=5µA, Pixel size = 50x500µm, Ifoll=5, amplifier power 50mW/cm<sup>2</sup>



Ivan Peric, 9<sup>th</sup> "Trento" Workshop on advanced silicon radiation detectors 2014






#### Detector structure improvements






- Detector structure improvements:
- Isolated PMOS
- Eliminates PMOS to sensor crosstalk, allows more freedom when pixel electronics is designed




Improvement:







- Detector structure improvements:
- High resistive substrates




Ivan Peric, 9<sup>th</sup> "Trento" Workshop on advanced silicon radiation detectors 2014





- Detector structure improvements:
- High resistive substrates
- These improvements are possible within AMS- and LFoundry processes
- AMS agreed to use substrates of up to 3000  $\Omega$ cm (350nm process H35)








# AMS TSV process

Ivan Peric, 9th "Trento" Workshop on advanced silicon radiation detectors 2014






- AMS offers through silicon vias and wafer bonding (so far only for H35, from end of 2015 for H18 as well)
- Backside redistribution layer and backside pads are possible
- TSV pitch 260 µm
- Very important for the module construction





#### **Pixel detectors**






Ivan Peric, 9th "Trento" Workshop on advanced silicon radiation detectors 2014








Ivan Peric, 9<sup>th</sup> "Trento" Workshop on advanced silicon radiation detectors 2014





- Type B: sensor- and readout chip contacts on the back side of the sensor chip
- Allows readout chip- to sensor-wafer bonding
- If backside RDL is used, it allows, in theory, large area hybrid detectors
- About 1.5% of the area may be covered by the test structures; lateral signal collection from these regions is probably possible








## **Developments ongoing**






- The new CCPD test chip in AMS H18 technology has been produced last week
- The chip contains test matrices with three types of pixels
- Type A improved standard pixel from previous prototypes, we expect better threshold uniformity, lower noise, faster response
- TypeB new type of pixel (LowCap-Pixel or HVMAPS) with separated electronic and electrode, sub pixel size 25 μm x 125 μm
- CLIC pixels, size 25 µm x 25 µm








- We are planning an engineering run in ~June 2014 within DEPFET project
- DEPFET does no need entire area
- A good opportunity to share the costs with DEPFET and submit larger area HVCMOS test structures
- Price per area would be 450 € + tax which is much less than within a MPW (1100 €)
- Several pixel types could be implemented: the standard one, standard with the time walk compensation, the Mu3e-type, the CLIC-type and the low-capacitance pixel







- LFoundry 0.13 µm technology is very interesting since it allows high-resistive substrates and PMOS isolation
- 1cm x 1cm test chip is currently being designed mostly by Bonn and CPPM








- We are planning an engineering run in ~June 2014 within DEPFET project
- DEPFET does no need entire area
- A good opportunity to share the costs with DEPFET and submit larger area HVCMOS test structures
- Price per area wwould be 450 € + tax which is much less than within a MPW (1100 €)





- Detector structure improvements:
- High resistive substrates
- These improvements are possible within AMS- and LFoundry processes
- AMS agreed to use substrates of up to 3000  $\Omega$ cm (350nm process H35)





## Summary



- Collaborations have been formed with the goals to develop HVCMOS sensors for ATLAS- and Mu3e experiments, as well for CLIC
- The Mu3e prototype detector (technology AMS 0.18 µm H18) (design Heidelberg) is a fully monolithic sensor with untriggered time-stamp based readout
- Detection efficiency of >99% has been measured in a beam test, time resolution (time walk) is ~ 70 ns.
- The ATLAS prototypes in AMS 0.18 µm (H18) (design HD) and GF 0.13 µm (design CPPM, HD) technologies are capacitively coupled smart sensors that can be readout using FE-I4 chip
- Irradiations and test beam measurements have been performed on the H18 chip
- The H18-chip is operational after 880 MRad and 10<sup>16</sup> n<sub>eq</sub>/cm<sup>2</sup>
- A test beam measurement has been performed with the test-setups which are still not optimized and in development stage the threshold uniformity was poor
- The uniradiated H18-detector had a detection efficiency of >90% in the regions with lower threshold
- The detector irradiated to 10<sup>15</sup>n<sub>eq</sub>/cm<sup>2</sup> had a non-uniform efficiency (in some regions >90%) which is still not understood. Time resolution is ~70ns



## Summary



- We need to improve the time walk and the detection efficiency
- Three approaches:
- 1) Optimization of the present design
- 2) Use of low-pass filter and the time-walk compensation circuit
- 3) Detector structure improvements (isolated PMOS) and the use of substrates of higher resistivity
- Chip producers AMS and LFoundry allow such "extra features" within their processes
- Combined monolithic-CCPD prototype detector is currently being designed mostly by Bonn and CPPM in LFoundry 0.13 µm process on a high resistive substrate
- AMS additionally offers through silicon vias and wafer bonding (so far only for H35, from end of 2015 also for H18 process)
- Backside redistribution layer and the backside pads are possible
- Backside contacts may be very important for module construction
- We are also investigating the use of HVCMOS sensors (segmented strips) for the ATLAS strip layers
- Constant delay lossy multiplexing can be used every hit is transmitted to one of n outputs with a constant delay of ~60 ns.
- Hit loss occurs only if there are more than n simultaneous hits within one bunch crossing

