



University
of Glasgow



Development of thin pixel modules using novel 3D Processing techniques

9th Trento Workshop, Genoa 2014

T.McMullen¹, G.Pares², L.Vignoud², R.Bates¹, C.Buttar¹

- 1. Experimental Particle Physics Group, University of Glasgow, UK G12 8QQ***
- 2. CEA Léti – MINATEC, 17 rue des Martyrs ; F-38054 GRENOBLE - France***


Outline

- ***Introduction***
- ***CEA LETI Open 3D overview***
- ***Process flow***
- ***Front-side bump processing***
 - ***Full thickness bump yield***
- ***Backside processing***
 - ***Backside stack***
 - ***Thermal cycling of single die***
- ***Summary***


Introduction

- ***One of the main objectives for the pixel upgrade is to develop an approach towards low mass modules and thus reducing radiation length.***
- ***Develop an alternative wafer level back-side process that compensates for the CTE mismatch of the CMOS front-side stack***
- ***From the module perspective this can be achieved by thinning both the sensor and the CMOS ROIC***
- ***The thinning of these devices leads to low bump yield (26,880 bumps in 80 columns) at the solder reflow stage and hence poor device resolution due to bad co-planarity of the two chips***
- ***Begin by thinning the ROIC from the standard 300um to 100um using the Open 3D technology offered at CEA-LETI***
- ***Identify new foundry with 200-300mm capacity for bump processing and wafer thinning***

Ideal situation at the solder reflow temperature 260C




Cartoon depicting the pixel sensor and CMOS dynamics at the solder reflow temperature




SEM x-section of FE chip showing the full front-side CMOS stack and differing metal densities through the layers



3D Packaging Lab / Core competencies at CEA-LETI




μ-bumps and SAC copper pillars




Molding & underfilling




Temporary bonding on 100 μm thk 200mm wafer including small or large copper pillars



Through Silicon Via (TSV). Cu filled. AR3-10




F2F and B2F Thin die stacking (30um thk). Conformal routing





2 to 4 layers routing Damascene thick Copper Routing on organic



Thinning 80 – 100 μm Internal stress monitoring Warp management




Silicon on wire




Organic/silicon rebuilt wafer Routing and via (TPV) Strata stacking and connecting

Processing overview


Basic flow




Incoming wafers




Front side μbumps




Temporary bonding



Thinning to 100 μm
Once thinned runs 3, 4 and 5 will have backside compensation material deposited prior to debonding




Debonding




Taping & deliver to ADVACAM for dicing

μ Bump ECD


Process control – Height measurement



mean=17.33 μ m – unif = 3.18%




mean=17.48 – unif=4.08%



- Target 10 μ m Cu + 8 μ m solder
- Good uniformity
- Some ECD tweaking would improve this more


ECD = Electro-Chemical Deposition

Wafer inspection post μ Bump solder reflow and seed etch




- Seed layer etch + reflow
- 2 probes resistance measurement ≈ 2.5 Ohm on 2 μ bump chain on top metal
- Both wafers looked good with seed etch clear in fields and no metallic residue between bumps

Process defects as observed optical and SEM defect gallery



- Residual metal observed between bumps both on FEI4Bs and blank process monitors
- Localised to the centre of the wafer only
- Lead to shorting between bumps
- All processing was put on hold on FEI4B and all work transferred to wafer blanks to resolve the problem
- Seed layer etch conducted in a cassette loaded bath (all wafers etched together)
- 2 out of 13 wafers were affected by this.


Short loop results on planar Si wafers SEM defect Gallery



- Residual metal issue resolved with a combination of improved resist strip and Cu/Ti seed etch optimisation
- Some remaining isolated metal particles but no shorting between bumps
- Agreement to release FEI4B wafer processing and resume project
- LETI will continue to improve their processes in the background
 - They also believe that bump density plays a role

Module Results for full thickness FEI4b chips

- Flip chipping conducted at ADVACAM to demonstrate front side processing and bump-bonding
- Boarding mounting and testing at Liverpool*
- Threshold tuning of all the available working modules to date
- Data at 3200e used for estimating the number of dead, unconnected, noisy and stuck pixels in these modules.



<i>Module ID</i>	<i>Dead pixels</i>	<i>Cut = 30</i>
ADV-DC-1	2	3
ADV500-DC-2	2	3
ADV2000-DC-2	1	0
ADV2000-DC-1 <i>untuned</i>	4	9



**Defect rate of 0.04% observed so far
we will have more module data soon**

Warpage Control of Silicon Interposer for 2.5D Package Application

Kei Murayama¹, Mitsuhiro Aizawa¹, Koji Hara¹, Masahiro Sunohara¹, Ken Miyairi¹, Kenichi Mori¹, Jean Charbonnier², Myriam Assous², Jean-Philippe Bally², Gilles Simon² and Mitsutoshi Higashi¹

¹ SHINKO ELECTRIC INDUSTRIES CO., LTD.

² CEA, Leti



Overall package	Item	Dimension
Chip	Size	10x10x0.75mm
	micro bump(Pitch/Solder)	50µm/SAC305
Silicon interposer	Size	26x26x0.1mm
	TSV(Diameter/Pitch)	10/50µm
	Metal layer(Chip side)	2 layers
	Metal layer(Substrate side)	1 layer
Organic substrate	Size	40x40x1.0mm
	Core thickness	0.8mm
	FC bump(Pitch/Solder)	500µm/Sn57Bi
	BGA Pitch	1mm




The full assembly was successfully processed using conventional mass reflow process and assembly equipment.

Three kinds of warpage control technique as below were performed and they were found to have small warpage and to show high reliability.


- Chip first process for silicon-interposer assembly.
- Using underfill material of low Tg and high storage modulus for 0 level assembly.
- Using Sn57 Bi solder joining for 1 level assembly.

Stress compensation studies at Leti

- **Basic characterization of thin film material:**
 - CTE measurement vs temperature with RX diffraction (high sensitivity and accuracy method)
 - Young modulus extraction with nano-indentation method
- **Work at wafer level: measurement and modeling of bow evolution with temperature with stacked deposition layers**
- **Work at die level (20x20 mm to 30x30 mm): Topography and Deformation Measurement (TDM) to validate the behavior of die bow with temperature**




CEA-LETI Interposer with backside compensation



- 5.5mm bow after front-side processing on a 50um thick wafer
- Wafer pulled flat after backside compensation applied


Wafer Level Characterisation of a 1 μm thick AlSi deposited on a bare Si wafer at 750 μm



- AlSi plastic deformation during initial temperature ramp up
- Good linear behavior during second thermal cycle
- Modulus (from nanoindentation measurement) = 45 Gpa, CTE is estimated ~ 18 ppm
- Wafer level measurements conducted using a Flexus

TDM Measurements of 100µm thick FEI4B Die thermally cycled to 260C

- Warpage amplitude greatly reduced by almost 3x
- Note the complete sign change of the warpage at ambient temperature
- Ambient temperature and gradient of the warpage is thought to be manipulated by deposition conditions of the backside compensations stack



Summary

- **>99% yield demonstrated for bumps on full thickness wafers**
 - **Some residual effects at seed etch that requires finer process tuning but doesn't affect module performance**
- **Front-side processing of FEI4B wafers at LETI has been successful on 11 of the 13 FE-I4b wafers**
 - **More wafers are needed to help LETI develop and fine tune their processes**
- **Initial back side stack shows promising results to compensate for the CMOS front-side CTE mismatch on chips with a 100 μ m thickness**
- **Development still under way**
 - **Backside stack starting bow and thermal cycle gradient is believed to be tuneable by the deposition conditions**
- **Back-side compensation is good for production:**
 - **Wafer level approach**
 - **Less expensive than single module mechanical approach**
 - **Higher throughput**
- **Back-side compensation ought to make the module more robust against any thermal excursions in the experiment**
 - **Modules could be affected by this as both ROIC and sensor become thinner**
- **We believe LETI to be a viable vendor for this type of work and collaboration will be on-going to further develop this approach and fine tune the processing on the FE-I4b wafers.**