




Thin Edgeless Silicon Pixel Sensors on Epitaxial Wafers after Irradiation

M. Boscardin^a, L. Bosisio^{b,c}, G. Contin^{b,c}*, <u>G. Giacomini^a</u>, V. Manzari^d, G. Orzan^c, P. Riedler^e, I. Rashevskaya^c, S. Ronchin^a, N. Zorzi^a

^aFBK, Trento, Italy ^bDipartimento di Fisica, Università di Trieste, Italy ^cINFN, Sezione di Trieste, Italy ^dINFN, Sezione di Bari, Italy ^eCERN, Geneva, Switzerland *Now at Lawrence Berkeley National Laboratory, Berkeley, CA

9th "Trento" Workshop on Advanced Silicon Radiation Detectors (3D and p-type Technologies) Genova, February 26th-28th 2014


Edgeless Pixel Sensors on EPI Wafers




- P+-on-N pixel sensors
- ~100 μm thick HR-EPI layer
- thick heavily doped substrate (to be removed in the final sensor)
- Sensor design compatible with ALICE pixel readout chips
- "Active Edge" technology with DRIE-etched trenches
- Similar sensors but without active edges already made and successfully tested on beam










Trench etching by DRIE :


- ~ 5 μm wide, ≥ 50 μm deeper than EPI
 - \rightarrow Trench doping
 - \rightarrow Trench filling with polysilicon





Edgeless Sensor Fabrication








- A thin layer of heavily doped substrate is left, acting as an ohmic backside contact.
- If required for the bias contact, the device can finally be metallized on backside.



Details of the Trench






During polysilicon deposition, the trench gets filled and sealed close to the surface, leaving a narrow unfilled gap deeper into the bulk. This allows separating the devices along the trench after the substrate is thinned.

Trench on Edgeless Pixel Sensors






stituto Nazionale

The sensors are surrounded by a trench, located at varying distances from the outermost junction.

Some sensors have guard rings surrounding the pixels.

 Edge of chip separated along the trench



 On each structure, an array of 30 × 4 pixels, shorted together by metal lines, to facilitate testing

Irradiation at JSI (Ljubljana)



Selected devices from three wafers were irradiated with reactor neutrons in Ljubljana, at three different fluences $(1-\text{MeV } n_{eq})$:


• Φ₁: 1.0E14 cm⁻²

i Fisica Nucleare

- Φ₂: 5.0E14 cm⁻²
- Φ₃: 2.5E15 cm⁻²

At each fluence, irradiation of:

- one pair of pixel test structures (Groups # 1, 3) with the adjacent standard test pattern
- a strip of square diodes reproducing the various Trench-GR options.






From Test Structures



Type inversion at 1e14 1MeV n_{eq}/cm^2

Fluence (1MeV n _{eq} /cm ²)	V depletion (V)	N _{eff} (1x10 ¹² cm ⁻³)	Leakage @ 100 V (μA/cm ² @ RT)
0	15	~ 1	~ 5 nA/cm ²
1e14	8	1.0	60
5e14	25	3.1	210
2.5e15	100	12	990


$$rac{\Delta I}{V}=lpha \Phi$$
 , $lpha$ = 4.0e-17 A/cm






V_{BD} vs #GR vs Distance













 A viable process has been set up for fabricating <u>thin "edgeless" sensors</u>,

minimizing the amount of passive material.

- Static characterization (before and after irradiation) is OK.
- Breakdown voltage is more than adequate.
- Narrow-edge versions (40 50 µm) with no GR seem the most interesting.
- ALICE is looking at monolithic pixels, so R&D stops here.