





# R&D for a highly granular SiW ECAL


Thibault Frisson (CERN)

Thanks to Pr. Martin Breidenbach (SiD SiW)



## SiW ECAL for a future LC detector

# Optimized for Particle Flow Algorithm



The SiW ECAL in the ILD Detector

### Requirements:


- Extreme high granularity
- Compact and hermetic

#### Choices:

- Tungsten as absorber material
  - $X_0$ =3.5mm,  $R_M$ =9mm,  $\lambda_1$ =96mm
  - Narrow showers
  - Assures compact design
- Silicon as active material
  - Support compact design
  - Allows for pixelisation
  - Large signal/noise ratio

### **Physics Prototype**

Proof of principle 2003 - 2011




Number of channels: 9720

Weight : ~ 200 Kg

### **Technological Prototype**


Engineering challenges



Number of channels: 45360

**Weight:** ~ 700 **Kg** 

#### LC detector(s)



### **Technological Prototype**

Engineering challenges 2003 - ...




Number of channels: ~30000

## Others SiW ECAL....

#### MAPS

Ensure the pixels are small enough to avoid multiple particles passing through a single pixel


- Pixels: ~ 50x50 μm<sup>2</sup>
- Binary readout
- total ECAL ~10<sup>12</sup> pixels (need readout integrated into pixel)
- CMOS MAPS sensor
- Hybrid (Sci Si)





- Others experiments:
  - Phoenix upgrade
  - ALICE upgrade (FoCAL)
  - PAMELA

# Physics prototype – CALICE SiW



30 layers of tungsten: 24  $X_0$ , 1  $\lambda_I$ 

Carbon-fibre mechanical structure


10k channels

S/N ~ 8


$$\sigma_{\rm E}$$
 / E = 16.5/ $\sqrt{\rm E}({\rm GeV})$  + 1.1 %

→ Studied in various test beam facilities

2006-2011: DESY, CERN, FNAL e-, μ, π, p (1 - 180 GeV)





6x6 PIN Diode Matrix - 1 x 1 cm<sup>2</sup>



Resistivity: 5kΩcm 80 (pairs e/hole)/μm

# Imaging interactions – CALICE SiW





Proof of principle for high granularity calorimeter

high transverse and longitudinal granularity

→ unprecedented details of the showers


Small  $X_0/\lambda_i$ 

→ study the components of the shower

High granularity allows particle tracking through detector


→ Imaging processing techniques (Hough transformation)

High granularity permits detailed testing of G4 simulations



# **Technological prototypes**

### Technological solutions for the final detector



- Realistic dimensions
- Integrated front end electronic
- Small power consumption (Power pulsed electronics)


# SiW technological prototypes

### **CALICE SIW**

24  $X_0$  ~1  $\lambda$ 

### Tungsten:

- 2.1 mm (20 layers)
- 4.2 mm (9 layers)



25 mm² square, 256 pixels



**SKIROC** 

64 channels, 15-deep buffer...


#### SiD SiW

29 X<sub>0</sub> ~1 λ

(Very ambitious design)

### Tungsten:


- 2.5 mm (20 layers)
- 5 mm (10 layers)




13 mm² hexagons, ~1000 pixels

#### **KPiX**

1024 channels, bump-bonded, 4-deep buffer...



# **Mechanical structure – CALICE SiW**



3/5 of a barrel module of the ILD concept


1.5 m long alveolar structure to house ECAL layers

Tungsten plates wrapped into Prepreg

Planar within 5 mm

Well understood mechanical constraints, thermal behavior

Work on longer structures are ongoing



Evacuation of (residual) power of 0.2-0.35 W / layer

Development of a leak less cooling system for a full detector


## PCB – Embedded electronics – CALICE SiW


PCB prototype for embedding the chips: aggressive design


1.2 mm height for a board of 18 x 18 cm<sup>2</sup> and 9 layers

Deviation from total flatness max: 0.5 mm

ASICs bounded into










### Line density in PCB → routing is crucial

#### Critical points are:

- Noise ∞ line length
- Cross talk (Digital → readout channels)










Results with conservative design (chip in package)

## PCB – Embedded electronics – CALICE SiW



- First board for 16 ASICs (4 wafers)
- Equipped with 8 SKIROC ASICs (Bonding by CERN)
- $\rightarrow$  Bonding was not straightforward, thin bonding pads to be improved
- On-going electronic tests






Test production at EOS company (FEV7)

- Very promising from mechanical point of view...
  ...however issues with gluing of wafers
- Could not be tested since it came somewhat late
- $\rightarrow$  FEV8

# **Embedded electronics - Parasitic effects?**

Exposure of front end electronics to electromagnetic showers




Chips placed in shower maximum of 70-90 GeV EM showers

25

20

Comparison: Beam events

(Interleaved) Pedestal events



- No sizable influence on noise spectra by beam exposure  $\Delta \text{Mean} < 0.01\%$  of MIP  $\Delta \text{RMS} < 0.01\%$  of MIP
- No hit above 1 MIP observed
  - => Upper Limit on rate of faked MIPs: ~7x10<sup>-7</sup>

Possible Effects: Transient effects
Single event upsets

10

15

300

200

100


# Front end electronics: SKIROC - CALICE SiW

#### SKIROC (Silicon Kalorimeter Integrated Read Out Chip)

- SiGe 0.35µm AMS (7.5 mm x 8.7 mm)
- High integration level (variable gain charge amp, 12-bit ADC, digital logic)
- 64 channels
- Energy measurement (14 bits):
  - 2 gains (1-10) + 12 bit ADC: 1 MIP (4fC) → 2500 MIPs
  - Shaping time 180 ns
- Auto-trigger at ½ MIP
  - MIP/noise ratio > 10
  - Fast shaper ~30 ns
- Analog memory
  - Depth = 15 (time and charge)
- Low consumption: ~25μW/ch (power pulsing)
- On chip zero suppression (not yet)

Preamplifier
(adjustable gain)


Internal trigger
(self-triggering capability)




## Silicon wafers - CALICE SiW

### Si wafer (HPK):

- 9x9 cm<sup>2</sup>
- Thickness = 320  $\mu$ m (breakable  $\rightarrow$  500  $\mu$ m ?)
- 256 pixels (pixel size = 5 x 5 mm²) → lateral granularity = 4 x better than physics prototype



Gluing onto PCB and development of automatised procedure






- Optimization studies on guard rings and characterization.
- Guard ring around the wafer to control the leakage currents
- Different technologies are tested

# **Test beam**

#### Goals:

- Understand FE (SKIROC, KPiX)
- Complete understanding of the detector
  - → Filtering of non-physic events
- Establishment of calibration procedures for a larger number of cells
- Homogeneity of response (x,y scan of detector)
- Measure S/N
- First showers






## **Test beam**

### CALICE SiW - DESY: e- (1 - 5 GeV) - 2012 / 2013

Intermediate step: Conservative layer design for beam tests

- First test in beam
- Benchmark to go further
- Single detection layer
- 4 ASICs per slab (1/4 final design) conservative design (chip in package)
  - 4 SKIROCs x 64 channels = 256 channels/slab
- 6 8 layers  $\rightarrow$  ~1500 2000 channels
- Power pulsing



First test beam (End station A at SLAC - July 2013)


- Final design
- 9 layers interleaved with W-plates (6  $X_0$ )  $\rightarrow$  ~9000 channels
- Power pulsing See LCWS 2013!

Next test beam (Early in 2014)


Additional layers










# MIPs - CALICE SiW











# MIPs - SiD SiW





# **Summary and outlook**

## Successful R&D for a highly granular CALICE SiW ECAL physics prototype

Operated over several years

Exposed to several particle beam types and energies

Capacity of separating particles impressively demonstrated

#### The R&D(s) for technological prototypes is ongoing


A lot of work on different aspects to prove the engineering feasibility of the projects


- ASIC bump bonded to wafer
- long layers
- power consumption (power pulsing) → critical point
- ...

#### First test beams:

- encouraging results
- identification of open issues

### Hardware development depends on optimization





# Back up

## The CALICE collaboration



+300 people, +50 institutes, 17 countries R&D detector for futur linear e+/e- collider (ECAL, HCAL, muon detectors, tail catchers...)


## → Common approach:

Ultra-granular "imaging" calorimetry → particle flow algorithm


- Physics Prototypes
  - Small prototypes. Proof of principle of technologies.
- Technological prototypes
  - Testing more realistic hardware designs which could be scaled up to full detector
- Combined beam tests
  - Reconstruction algorithms
  - Validate MC simulations

# **Event display**


2 e- (3 GeV, no tungsten)




3 e- (3 GeV, no tungsten)



1 cosmic + 1 e- (3 GeV, no tungsten)



1 e- (5 GeV)
5 W plates between layers




# **Power pulsing**

Power pulsing (PP): duty cycle 99%, 10Hz

Operation in power pulsing mode requires removal of decoupling capacitances

→ Do not expect as stable performance as in continuous mode

Tests in magnetic field




## Interconnexions

### Up to 9 equipped PCBs interconnected to make detector slab

→ Electrical and mechanical connection made thanks to Kapton connecting cable

Technology	Advantages	Disadvantages
N°1 Solder	-Proven technology -Possible to repair -~3 euros/connector	-Difficult procedure -Too much heat for the glue of wafers -Cannot be industrialized
N°2 ACF	-Easy to install -Easy to remove -Easy to industrialize	-Needs to have a perfect planarity -Needs to have a thermode ~15Keuros -10mA maximum per wire -~30 euros/connector -Too much pressure =mechanical stress for the wafers
N°3 Spécial Kapton  KAPTON FEV8 1034 BOTTOV	-Easy to install -Good reliability -Possible to repair -Easy to industrialize -Good strength -~4 euros/connector	-I don't know yet





Max 600N before destruction



Signal integrity → In progress

# **Filtering**

#### Ricochet / BCID+1 effect (without hit)

- Seen with SKIROC2 test bench and in TB
- Understood
- Easy to cut in TB analysis (cut event if delta BCID == 1)

#### Plane events

- Instabilities of power supply level → fake events
- power supply common to the 4 ASIC, Self-sustained → sometimes filled all the 15
   ASIC memories, Highly dependant of the number of ASIC with hits, dependant of the
   number of triggered channels
- Cut in TB analysis:
  - delta BCID <= 5

#### Isolated hits


- Reconstruction needed to see this effect (not yet well studied: noise, cosmic, related to plane events?)
- Cut in TB analysis:
  - we ask at least 3 planes with hits in the same event (after reconstruction)

# **Calibration of ASICs**

### Establishment of calibration procedure for a larger number of cells


### Trigger threshold


- depends on the gain




### Trigger delay


- depends on the trigger threshold







# Signal over noise ratio






### 1 channel, several gains







R&D target is 10:1

S/N ≥ 10 (for all gains available with SKIROC2)