


# Fully Depleted MAPS in Standard CMOS Technologies

Tomasz Hemperek





Detector:	Silicon area [m <sup>2</sup> ]	Channels [10 <sup>6</sup> ]
Pixel barrel	5.1	445
Pixel end-cap	3.1	193
<b>Pixel total</b>	<b>8.2</b>	<b>638</b>
Strip barrel	122	47
Strip end-cap	71	27
<b>Strip total</b>	<b>193</b>	<b>74</b>

ATLAS Phase II Letter of Intent

## Inner layer

1. Low power
2. Low material
3. Occupancy
4. Resolution





hybrid pixels (65nm? + sensor?)

## Outer layer

1. Low cost
2. Low power
3. Low material
4. Resolution



low cost hybrid pixels or monolithic?




- Radiation levels:

- at 5 cm :  $\sim 1500$  Mrad ( $2 \cdot 10^{16}$   $n_{eq}/cm^2$ )
- at 25cm :  $\sim 100$  Mrad ( $10^{15}$   $n_{eq}/cm^2$ )


*\* estimates for 10years of operations*

## What are possible solutions?


# Hybrid Pixel Detectors



# Monolithic Pixels




	Hybrid	Monolithic
charge collection time	fast (drift)	slow (diffusion)
cost	high	low
material	high	low
pixel size	medium	small
radiation resistance	high	low/medium
signal	high	low




RD50

**Need to be as fast as possible!**


## Motion of carriers




## Velocity-field relation



# Hybrid Pixel Detectors



# Depleted Monolithic Pixels





	Hybrid	Depleted Monolithic
charge collection time	fast	<del>mainly diffusion</del> fast
cost	high	low
material	high	low
pixel size	medium	small
radiation resistance	high	<del>low/medium</del> high
signal	high	<del>low</del> high



Depletion width  $d \propto \sqrt{U_{bias} \cdot r_{substrate}}$


- $Q_{MIP} \propto d$
- $C_{parallel\ plate} \propto \frac{1}{d}$
- High voltage on the r/o node  $\rightarrow$  HV CMOS process
- High resistive substrate material  $\rightarrow$  CMOS on high resistive substrate (“HR CMOS”)
- Something in-between





## Electronics **outside** charge collection well

- Very **small sensor capacitance** → low power
- Potentially less rad. hard (longer drift lengths)
- Full CMOS with additional deep-p implant



## Electronics **inside** charge collection well


- Collection node with **large fill factor** → rad. hard
- Large sensor capacitance (DNW/PW junction!) → x-talk, noise & speed (power) penalties
- Full CMOS with isolation between NW and DNW

## “High” Resistive Wafers

8” hi/mid resistivity silicon wafers that will be qualified by the foundry.  
What is the influence of CMOS processing? (thermal donors ...)

## Sensor/Implants (<3nm gate)


Radiation hard process with as many wells as possible.  
High voltage tolerant. Foundry accepts some process/DRC changes!




from: [www.xfab.com](http://www.xfab.com)

## Low Temperature Backside Process

To achieve backside contact after CMOS processing.  
Laser activation?




from: [ion-beam-services.com](http://ion-beam-services.com)





**high signal (full depletion possible)**  
**fast (collection by drift)**  
**small pixels**

**only NMOS in active area**  
**input capacitance dominated by deep-nwell to pwell capacitance**

# Something better




**How to verify this idea?**




*Following TCAD based of foundry based 130nm process*

### Hole Density @ no radiation




### Hole Density @ Oxide Charge 1e+12 cm<sup>-2</sup> + Fluence 1e+15 N<sub>eq</sub>/cm<sup>2</sup>







### Electron Density @ 200V (no radiation)




### Current on collecting electrode @200V



# Charge Collection Efficiency



Fluence ( $N_{eq}/cm^2$ )	Back Voltage [V]	CCE [%]
<b>0</b>	<b>100/200</b>	<b>100</b>
<b>1e14</b>	<b>100</b>	<b>96</b>
<b>1e14</b>	<b>200</b>	<b>97</b>
<b>1e15</b>	<b>100</b>	<b>75</b>
<b>1e15</b>	<b>200</b>	<b>80</b>




If deep n-well is used for charge collection

DNW no longer available for analog-digital isolation


Pixel size DNW has a large capacitance to p-implant:  $O(100\text{fF})$


→ 0.5mV ripple on p-well potential (GND) will already inject  $300e^-$  to the input!

# Logic next to collection node simulation





### Electrostatic Potential @ (NW=0 BV=0V)





Other ...

# Implementation




*I. Peric (AMS,,GF)*

## In summary


- depletion (small)
- low leakage
- possible high resolution
- limited use of PMOS

**Details in next talk!**



There is more to this in this technology ☺





DMAPS pixels



Deep N-well pixels




Chip size:  $1.4 \times 1.4 \text{ mm}^2$



First 50um, back side processed, full CMOS, "fully depleted"  
( $>2\text{k}\Omega\text{-cm}$  substrate).

## Design&Testing:


- Y. Fu,
- M. Havranek,
- T. Hemperek,
- T. Kisisita,
- H. Kruger,
- T. Oberman
- L. Germic








### Fe55 and baseline spectrum (single pixel 40x40um)






Gain:  $\sim 100 \mu\text{V/e}$  (200 mV  $\sim$  2 ke)  
 Power:  $\sim 5 \mu\text{W}$   
 Peaking time:  $< 25 \text{ ns}$   
 Samping time:  $\sim 200 \text{ ns} - 2 \mu\text{s}$  (for continous reset)

### Backside laser scans (@ $\sim 12 \text{ V}$ )



### Shift of threshold voltage vs TID





## Parameters:

180nm CMOS (TowerJazz)

Different wafer materials

18 $\mu$ m HR epi

40 $\mu$ m HR epi

HR bulk

50 x 50  $\mu$ m<sup>2</sup> and 25 x 25 $\mu$ m<sup>2</sup> pixels


## Design:

M. Kachel (IPHC),


W. Dulinski (IPHC),

T Hemperek

### Sr<sup>90</sup> and Fe<sup>55</sup> Spectra for 18μm epi





### Fe<sup>55</sup> Spectra for 18μm epi




M. Kachel (IPHC)


> 20V bias possible







## XTB01 prototype





### Design&Testing:

T. Hemperek,  
T. Kisisita,  
H. Krueger


### Parameters:

- 180nm CMOS
- 100 Ohm bulk
- 100x100um 50 x 50  $\mu\text{m}^2$  and 25 x 25  $\mu\text{m}^2$  pixels
- Roolling shutter
- No back process at this point (side bias)




- Sensor leakage problems observed
- Process has been changed (to mitigate leakage)
- Transistor Radiation studies ongoing

- Depleted Monolithic Active Pixel Sensor
  - HR- material (charge collection by drift) → **Fully depleted MAPS (DMAPS)**




Diode + Amp + Digital

- Hybrid Pixels with “smart” diodes:
  - HR- or **HV-CMOS** as a sensor (8”)
  - Standard FE chip
  - CCPD (HVCMOS) on FE-I4




Diode + preamp




FE chip

- CMOS Active Sensor + Digital R/O chip
  - HR- or HV-CMOS sensor + CSA (+Discriminator)
  - Dedicated “**digital only**” FE chip



Diode + full analog processing



Digital only FE chip

Wafer to wafer bonding

**Thank you**



- Particle detection in high radiation environments based on commercial CMOS technologies looks promising
- Progress in technology and openness of industry for niche applications allows new concept to be realized
- Possible implementations were presented and results from first prototypes
- More designs are being submitted in various technologies
- Radiation qualification is ongoing
- Lot of work and many open questions