

## Analog FTU Hardware Debugging System

Fernando Márquez<sup>1</sup>, Luis Sanz<sup>1</sup>, F. Rogelio Palomo<sup>1</sup>, Fernando Muñoz<sup>1</sup>, Miguel A. Aguirre<sup>1</sup>

<sup>1</sup>Grupo de Ingeniería Electrónica, University of Seville

### Abstract

**What is AFTU?**


AFTU is a tool to evaluate the SEE sensitivity of analog/mixed signal circuits at transistor level

**What can AFTU offer?**


The capability of performing a rapid diagnostic over circuits for radiation-hardened systems in early stages of the design to strengthen their robustness

### How Does AFTU Work?


AFTU takes a Spectre design




Emulates radiation conditions



And evaluates SEE sensitivities




### AFTU Toolchain




#### Before using AFTU

The user designs a circuit with Cadence as usual  
The design is simulated through a testbench  
Of all files generated by Cadence, we pick the netlist




#### The instrumentalizer implements a parser for the SPECTRE language

Replaces the netlist with a functionally identical one allowing radiation emulation  
*netlist.nodes*  
lists all observable circuit nodes  
*netlist.sources*  
lists all transistors where an impact can be emulated



#### AFTU projects are flexible and give the user many options for analysis


*config*  
contains paths, times, heuristics, initial values...  
*watch*  
defines all elements in the circuit to be observed during simulation  
*inject*  
defines where, when and how much charge we inject (radiation emulation)



#### From all this data, a simulation script is produced

including all paths and required data  
describing the way to perform the user defined test campaign  
defining how to analyze the results of the campaign  
The provided script is ran by Cadence, generating a CSV file with the desired statistics  
This uncovers radiation vulnerabilities in the circuit

### Example



Determine the critical charge that generates a Single Event Upset in a latch for a ST 130nm CMOS technology

#### Inject

```
inject I0_MP19:
  Q = .025p, .05p, 0.1p, .2p, .5p, .75p, 1p;
  t = 1.0n : 1.9n : 0.1n;
inject I0_MN19:
  Q = .025p, .05p, 0.1p, .2p, .5p, .75p, 1p;
  t = 1.0n : 1.9n : 0.1n;
inject I0_MP18:
  Q = .025p, .05p, 0.1p, .2p, .5p, .75p, 1p;
  t = 1.0n : 1.9n : 0.1n;
```

#### Watch

```
watch Q = /Q :
  threshold = 0.975 ;
```

#### Results

Output	ImpactNode	Qinj	Timp	Trec/1ns	Vmax
V_Q	I0_MN11	2.5e-14	1e-09	0.000000	0.006827
V_Q	I0_MN11	2.5e-14	1.9e-09	0.000000	0.016568
V_Q	I0_MN11	5e-14	1e-09	0.000000	0.017084
...					
V_Q	I0_MN11	5e-14	1.3e-09	0.000000	0.005371
V_Q	I0_MN11	5e-14	1.4e-09	1.610000	1.806680
V_Q	I0_MN11	5e-14	1.5e-09	1.500000	1.806814
V_Q	I0_MN11	5e-14	1.6e-09	1.400000	1.805740
V_Q	I0_MN11	5e-14	1.7e-09	1.300000	1.802925
V_Q	I0_MN11	5e-14	1.8e-09	0.240000	1.404223

### Conclusions

A tool for automatic analysis of SEE sensitivity in analog/mixed signal circuits has been developed

Allows impact emulation, based in current injection models, in every transistor of a given design by means of configuration files (config, inject, watch)

Implements different heuristics for results classification and allows the analysis of every node of the circuit or composed signals defined by the user

Several technologies (ST Microelectronics 130n CMOS, IHP 250 SIGE BiCMOS, UMC 180nm CMOS) are supported

[1] P. Jaislet, V. Pouget, D. Lewis and P. Fouillat, "Study of Single-Event Transients in High-Speed Operational Amplifiers", IEEE Transactions on nuclear science, vol.55, no 4, Aug. 2008

[2] J.M. Mogollón, F.R. Palomo, M.A. Aguirre, et al "TCAD Simulations on CMOS Propagation Induced Pulse Broadening Effect: Dependence Analysis on the Threshold Voltage", IEEE Transactions on nuclear science, vol.57, no 4, Aug. 2010

[3] Márquez, F.; Muñoz, F.; Palomo, F.R.; et al, "Automatic Inspection of SET sensitivity in analog cells," Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), 2012 Int. Conf. on , pp.281,284, 19-21 Sept. 2012.

[4] Aguirre, M.A.; Tomba, J.N.; Muñoz, F.; Baena, V.; Guzman, H.; Nájales, J.; Torralba, A.; Fernández-León, A.; Tortosa-López, F. and Merodio, D., "Selective protection analysis using a SEU emulator: testing protocol and case study over the LEON2 processor" IEEE Transactions on Nuclear Science, 54(4), pp.851,856,19-21 Sept. 2007.

[5] G. Messinger, "Collection of Charge on Junction Nodes from Ion Tracks", IEEE Transactions on nuclear science, vol.29, no 6, Dec. 1982.

[6] G. I.Wirth, M.G. Vieira, and F.G. Lima, "Accurate and computer efficient modelling of Single Event Transients in CMOS circuits", IET Circuits, Devices and Systems, 1(2):137-142, April 2007.