VMM Update Front End ASIC for the ATLAS Muon Upgrade

V. Polychronakos

BNL

Design Parameters/Features

- Dual Polarity
- Adjustable Gain (0.5 9.0 mV/fC)
- Adjustable peaking Time (25-200 ns)
- Address in Real Time (Fast OR in effect Mmegas Trigger)
- Prompt digitized (6-bit) Amplitude, Time-over-threshold, time-to-peak (TGC Trigger)
- Peak Detector, Time Detector (<1 ns)
- Discriminators with sub-hysteresis
- Neighbor enable logic (channel to channel and across Ics)
- Sparse readout w/smart token passing,
- Threshold trim, built-in calibration, channel mask, analog monitor, temp. sensor, 600 BGR, 600 mV LVDS



The Second version of the ASIC (VMM2)

•Fixes issues (mostly minor) of the first version
•Includes 10-bit digitizers for amplitude and timing (200 ns)
•Includes a 6-bit Amplitude digitizer at ~40 ns conversion time
•Includes 4 word buffer, simultaneous read/write, can
continuously be read out at both phases of 200 MHz clock in
DDR mode → 800 Mbps
VMM Architecture

1BM 8RF 130 nm CMOS process, 1.2 V 9.1 x 9.1 mm2,

VMM Architecture trigger neighbor Signals for trigger TGC out (ToT, TtP, PtT, 6bADC) x 64 logic TGC clock (160 MHz) ART (flag, serial address) or ART clock (160 MHz) 6b ADC 48-bit data peak shaper CA 10b ADC *spare* 1-bit thrsh 1-bit **FIFO** 10b ADC time addr 6-bit for serial out 10-bit ampl L1 12b BC (DDR) time 10-bit read 8b L1A addr BCID 12-bit out channel (64x) 8-bit L1ID DATA clock (80 MHz) Gray- code counters DATA sync logic BC clock (40 MHz)

RD51 - V. Polychronakos, BNL

configuration serial cfg data

VMM2 Readout (May be modified in final version)



Trigger Feature 1- Address in Real Time (ART)

VMM1 ART SERIALIZER - v2



Assumes 160 MHz clock provided externally ART serialized in one line A Data D5-D0 shifted at each clock edge LVDS 600mV +/- 150mV At every bunch crossing ART provides the 6-bit address of the channel with the earliest signal above threshold

Can be used as a fast OR

Trigger Feature 2- Prompt 6-bit amplitude per Channel

VMM1 FAST DIGITIZER PER CHANNEL



Assumes 160 MHz clock provided externally Conversion starts at pulse, ends ~50ns after peak Dead time from charge event ~125ns LVDS 600mV +/- 150mV

Summary, Schedule - Availability

- VMM2 design completed about a month ago
- Layout, simulations in progress, expect to be completed end of November (next MOSIS MPW run)
- VMM is a very large chip (~ 100 sq.mm), cost 230 k\$US/40 samples!
- Decided to go for a dedicated run (450 k\$US) sharing the wafer with a smaller BNL ASIC which will reduce the cost by ~ 100 k
- The cost above includes processing of 6 wafers, ~800-1000 chips
- Chips available ~May 2014 if submitted in early December
- Package in BGA 350 pins (21x21 mm2)
- In the process of applying for Commerce Department export license
- What remains for the final version is SEU mitigation logic and final decision on digital buffer size and management
- Several Readout boards for ATLAS under development, SRS compatible hybrid under discussion