Mini-2 and MMFE-8 Status at U. Arizona

Kenneth Johns, Charlie Armijo, Bill Hart, Karen Palmer, Sarah Jones, Kayla Niu, Jonathan Snavely, Dan Tompkins University of Arizona

Overview

- AZ cards under development
 - Mini-2: MM front-end board for VMM2 bench evaluation and for lab use with MM test chambers with Panasonic connectors
 - MMFE-8: Demonstrator (V0) MM front-end board for MM NSW chambers with **Zebra connectors** (and S6 FPGA for "Companion ASIC")
 - FMC-S6: FMC card for GLIB board for readout of the Mini-2 (and possibly MMFE-8)
- Little progress on Mini-2 and MMFE-8 pending VMM2 pinout (available 1/15/14)
- BNL does not endorse the AZ development, preferring to use BNL DAQ board a la VMM1
 - Hope for convergence at the MM electronics meeting next week

Philosophy

- There will be significant pressure to validate VMM2 and MMFE-8 as soon as VMM2 becomes available
- Our priorities
 - Simple front-end board (Mini-2) to test VMM2 shortly after they are available
 - Demonstrator MMFE-8 for full size MM's ready soon thereafter (see schedule)
- Long-term issues
 - MMFE-8 Companion ASIC
 - To SCA or not to SCA

Readout of Mini-2

The Spartan 6 on the S6-FMC is used to translate voltage levels to/from VMM The AD7298 or ADS5281 (plus FMC adapter) is used to digitize analog VMM data





4 x Mini-2, each containing 2 VMM ASICs 4 x miniSAS cables and 16x SMA cables

GbE out (UDP packets) to MATLAB The Virtex 6 contains the logic to configure and readout the₄VMM

Readout of Mini-2

The Spartan 6 on the S6-FMC is used to translate voltage levels to/from VMM The AD7298 or ADS5281 (plus FMC adapter) is used to digitize analog VMM data



4 x Mini-2, each containing 2 VMM ASICs

4 x miniSAS cables and 16x SMA cables

GbE out (UDP packets) to MATLAB The Virtex 6 contains the logic to configure and readout the VMM

GbE out

packets)

(UDP

S6-FMC Status

- Final checking before layout
 - Spartan 6 used for voltage translation to/from VMM
 - Fifth mini-SAS connector can be used as output for MM trigger processor (with second S6-FMC)



Mini-2 Status

- Schematic pending VMM details, instead will focus on RO firmware
- Approximate size < 50mm x 100mm



ADC-FMC Status

- Order on hold pending discussions with BNL
 - 1 MSPS, 12-bit SAR
 - 8 channels
 - Serial data out
 - Uses FMC adapter card to made with GLIB or Xilinx evaluation board
 - 50 MSPS ADC also available



Readout Software for Mini-2

- One can use Xilinx V7 or K7 boards in place of the GLIB (V6)
- Ouput data are UDP packets over GbE
- Readout software options
 - MATLAB (AZ)
 - QT (G. lakovidis/NTUA)
 - LabVIEW (BNL?)
- Figure on right shows simple accumulating histogram from UDP data in MATLAB



Readout Software for Mini-2 Configuration is via Python GTK gui whose output is read by MATLAB

🕹 VMM Setup GUI	 Ngchengeure 	1000		
VMM1 A Config VMM1 B Config VMM1 C Config VMM1 D Config				
IP ADDRESS	S S S S S S S S S S S S S S S S S S S	SSSSS PCLTMSDM	S S S S S S S S P C L T M SD M X	Gain 3 mV/ fC SG Peaking Time 50 ns ST
192.168.0.106	• 1 n 0 mV •	23 n 🛛 🖉 🖉 0 mV 💌	45 n 🛛 🗖 🗖 🖉 🗖 mV 🔽 🗖	Neighbor Trig SNG
	2 n 0 mV -	24 n a a a a a a a a a a a a a a a a a a	46 n 0 mV 💌	TAC Slope 1000 ns V STC
	3 n 0 mV 🗸	25 n a a a a a a a a a a a a a a a a a a	47 n 0 mV 💌	Monitor CHN12 SM SCMX
WRITE Config	4 n 0 mV 🗸	26 n a a a a a a a a a a a a a a a a a a	48 n 0 mV 💌	ART Enable SFA Mode time-at-threshold SFAM
Registers	5 n 0 mV 🗸	27 n a a a a a a a a a a a a a a a a a a	49 n 0 mV 💌	Analog Output Buffers: SBFM V SBFP V SBFT
READ Config	6 n 0 mV 🔽	28 n a a a a a a a a a a a a a a a a a a	50 n 0 mV 💌	TAC Stop Setting ena-low SSTP
Registers	7 n 0 mV 🗸	29 n a a a a a a a a a a a a a a a a a a	51 n 0 mV 💌	Discrimination ssh
	8 n 0 mV 💌	30 n a a a a a a a a a a a a a a a a a a	52 n 0 mV •	Timing Outputs sttt Mode threshold-to-peak stot
	9 n 0 mV 🗸	31 n a a a a a a a a a a a a a a a a a a	53 n 0 mV 💌	Makes ch/ S16 Neighbor to ch56
CYCLE	10 n 0 mV -	32 n a a a a a a a a a a a a a a a a a a	54 n 0 mV 💌	Acquistion Self Resets
Config	11 n 0 mV -	33 n 0 mV 💌	55 n 0 mV 💌	About 40 ns After
	12 n V 0 mV V	34 n 0 mV 💌	56 n 0 mV 💌	Threshold DAC 250 SDT
VMM Reg	13 n 0 mV -	35 n a a a a a a a a a a a a a a a a a a	57 n 0 mV •	Test Pulse DAC 500 SDP_
	14 n 0 mV -	36 n 0 mV 💌	58 n 0 mV 💌	Values for SDT and SDP_: 0 <= x <= 1023
RUN DAQ	15 n 0 mV -	37 n a a a a a a a a a a a a a a a a a a	59 n 0 mV 💌	to Set the Values for SDT and SDP_
Readout	16 n 0 mV .	38 n 0 mV 💌	60 n 0 mV -	
	17 n 0 mV 💌	39 n 0 mV 💌	61 n a a a a a a a a a a a a a a a a a a	QUICK SET
	18 n 0 mV .	40 n 0 mV -	62 n a a a a a a a a a a a a a a a a a a	
	19 n 0 mV 💌	41 n 0 mV •	63 n a a a a a a a a a a a a a a a a a a	SP SC SL ST SM SD SMX
	20 n 0 mV 💌	42 n 0 mV 🔻	64 n 🛛 🔹 🖉 0 mV 💌	
		43 n 0 mV 🔻		
EXIT	22 n 0 mV 🗸	44 n 🗌 📄 🛑 0 mV 💌 🗖		
	۳			

MMFE-8 (Demonstrator) Status

- Schematic pending VMM details
- Readout schemes are still evolving UDP out over GbE using GLIB (or equivalent) or standalone are baseline schemes



Present AZ Schedule

- Apr 2014 Mini-2 ready for assembly with VMM2
- Jul 2014 Demo MMFE-8 (FPGA) ready for initial assembly with VMM2
- July 2015 Prototype MMFE-8 (ASIC) ready for initial assembly VMM
 - Date driven by companion ASIC !!
 - Date driven by companion SCA (and prior understanding)?

Conclusions

- We presented the status of the AZ Mini-2 and MMFE-8 demonstrator boards
- We presented the readout scheme (data) for the Mini-2
 - Simple Mini-2 using COTS ADC
 - Based on GLIB or Xilinx evaluation boards for configuration and readout
 - Simple software (MATLAB) into a host PC
- This results in an efficient system that can be used for bench-testing or MM test chamber evaluation in the lab
 - More discussions to follow next week at the MM electronics workshop