Development of Monolithic Silicon Detectors based on OKI SOI CMOS Technology

Y. Unno (KEK)

for

SOIPIX collaboration

(KEK,Univ. Tsukuba, Tokyo Inst. Tech., Osaka Univ., JAXA/ISAS, Kyoto Univ., JASRI, Univ. Hawaii, SLAC, LBNL, Fermilab)

SOI Monolithic Pixel Detector

- SOI wafer
 - Two types of silicon wafers bonded with buried oxide layer (BOX)
 - SOI layer CMOS electronics with low resistivity silicon
 - Handle wafer Active radiation sensor with high resistivity silicon
- OKI SOI (FD)CMOS technology
 - Fully Depletion (FD) type for low power, high speed, less latch-up
 - Industrial CMOS technology
- Monolithic detector
 - No bump bonding
 - Less material, Higher reliability, ...



SOI Wafer (UNIBOND[™], SOITEC)

🐌 Initial silicon wafers A & B

- Oxidation of wafer A to create insulating layer
- Smart Cut ion implantation induces formation of an in-depth weakened layer
- Cleaning & bonding wafer A to the handle substrate, wafer B
- Smart Cut cleavage at the mean ion penetration depth splits off wafer A
- ⁶ Wafer B undergoes annealing, CMP and touch polish => SOI wafer complete
- Split-off wafer A is recycled, becoming the new wafer A or B



Vendor does not assure the type of handle wafer

SOI CMOS Technology

- SOI (vs. Bulk)
- Full dielectric isolation
 - Latchup free, Small area
- Low junction capacitance
 - High speed, Low power
- No Well, thin Si film
 - Low leakage, Low Vt shift
- Small active volume
 - Low soft error for radiation

- FD-SOI
 - FD: Fully Depleted
 - Less floating body effect
 - Near ideal sub-threshold slope
 - Low operating power
 - Ultra-low stand-by power



Development History

- 2005.07 Start collaboration with OKI
- 2005.10 Univ. Tokyo VDEC/OKI 0.15 µm MPW run
- 2006.03 1st Pixel chips
 - Confirmed sensitivity for light and beta-ray
- 2006.12 KEK's MPW run (FY06), with 17 designs domestic and abroad
- 2007.04 Closure of 0.15 µm line
 - This 0.15 µm process was Lab-based
- 2007.06 Transfer to OKI Miyagi 0.20 µm production line
- 2008.01 2nd KEK's MPW run (FY08) in 0.20 µm line

SOI Monolithic Detector Technology



Handle wafer contact etched through BOX layer



FY05 MPW run



CMOS Active Pixel Sensor Type 20 µm x 20 µm 32 x 32 pixels



FY06 MPW run





Y. Unno, 3rd Workshop on Advanced Radiation Detectors, Barcelona, Spain, 14-16 April, 2008

INTPIX (Cont'd)

- The movie
 - White light
 - Bias voltage: 10 V
 - Depletion ~40 µm
 - Back gate effect limit
 - DAQ
 - 128x8=1024 pixels
 - ~0.02 sec
 - 16 readouts/frame
- Others
 - Beta-ray
 - Beamtest



Move, Intensity, ...

Monolithic Pixel Sensor R&D at LBNL



Chip Design: P. Denes

Analog Pixel Architecture

- Charge Interpolation $[\sigma \sim a/(S/N)]$
- In-pixel CDS & On-chip Digitisation
- Fast Readout



<u>AMS 0.35μm-OPTO</u> LDRD-1 (2005): 10, 20, 40μm pixels

LDRD-2 (2006): 20µm pixels, in-pixel CDS 3T and SB pixels

in-pixel CDS

on-chip 5-bit ADCs

3T and SB pixels LDRD-3 (2007): 20μm pixels, In-pixel Discr. & Time Stamping
In-situ Charge Storage
OKI 0.15µm FD-S

• Small Pixels $[\sigma = \text{pitch}/\sqrt{12}]$

OKI 0.15μm FD-SOI LDRD-SOI-1 (2007): 10μm pixels, analog & binary pixels OKI 0.20μm FD-SOI LDRD-SOI-2 (2008): 10-15μm pixels,

analog & binary pixels

Y. Unno, 3rd Workshop on Advanced Radiation Detectors, Barcelona, Spain, 14-16 April, 2008

LAWRENCE BERKELEY NATIONAL LABORATORY



MAMBO - Monolithic Active pixel Matrix wit Binary cOunters in SOI Technology OKI 0.15µm



applications

• imaging detector for direct detection in electron microscopy (TEM), and soft X-rays, design:

b test prototype 64x64 pixels, pitch 26μm, 4 parallel diodes /pixel (distance ~13μm),

▶ each pixel: CSA, CR-RC² shaper, discriminator + 12 bit binary counter,

>> counter reconfigurable to shift register – readout serial (caterpillar) through all pixels,

Peripheral circuitry limited to digital drivers (RO clock distribution, I/O signals, configuration switch) and bias generator



CAP5 .15 μm SOI

Univ. Hawaii



SOI advantages

- possibility to deplete substrate: higher signal
- charge transport: drift in E-field; faster; less spreading
- 100% fill factor: no loss of charge on parasitic structures
- no latch up
- radiation hard
- no bump-bonding, low collection electrode capacitance
- low power

Potential problems:

- back gate effect due to HV limitation do depletion
- BOX can charge up under irradiation: back gate effect?
- charge injection from CMOS layer?

CAP5: binary design identical to CAP4

pixel matrix: 44 rows 108 columns pixel size: 28.7 x 32.5 mm²

FY07 MPW run



Unit;um

• 2008.01.15 submitted

SOI Detector Issues

- Back gate effects
 - Sensor bias voltage
 - Si-SiO₂ Interface charge due to irradiation
 - Cross-talk charge injection
- Sensor bias voltage
 - Onset of microdischarge
 - Wafer thinning
- Unexpected surprise!

Microdischarge

- TOPPIXN
 - Onset voltages improved
 - Rounding corners
 - Higher energy implantation





If ~700 Ωcm n-type, 140 μm at 100 V



- Similar effect was confirmed with proton irradiations
- Si-SiO₂ interface charge works like a 2nd gate

Unexpected Surprise!!

- Proton irradiations at CYRIC
 - $\begin{array}{rrr} & 6.4 x 10^{13} \ , \\ & 5.8 x 10^{14} \ , 5.5 x 10^{15} \ neq/cm^2 \end{array}$
- Hot spot at "Bias" ring
- Diode characteristics







Summary

- We (SOIPIX collaboration) have started the R&D of making SOI monolithic pixel detector, in collaboration with an industry in the latest SOI technology, namely OKI electronics, in 2005
- With two MPW submissions, the basic has been demonstrated successfully
- It becomes the time to challenge the fundamental(?) issues in the SOI detector technology